XCKU035-L1FFVA1156I 鏅傞枔锛�2025/4/30 10:02:44 闁辫畝锛�27

XCKU035-L1FFVA1156I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Kintex UltraScale 绯诲垪 FPGA 鑺墖涓殑涓€鍊嬪瀷铏�銆傝┎绯诲垪鑺墖閲囩敤 20nm 鍒剁▼宸ヨ棟锛岄仼鐢ㄤ簬楂樻€ц兘瑷堢畻銆佺恫(w菐ng)绲�(lu貌)閫氫俊銆佷俊铏熻檿鐞嗗拰鍦栧儚铏曠悊绛夋噳(y墨ng)鐢ㄩ牁(l菒ng)鍩�銆侹intex UltraScale 绯诲垪鍦ㄦ€ц兘鑸囨垚鏈箣闁撳彇寰椾簡鑹ソ鐨勫钩琛�锛屾彁渚涗簡璞愬瘜鐨勯倧杓硣婧愩€侀珮閫熶覆琛屾敹鐧�(f膩)鍣ㄥ拰澶у閲忕殑鍏�(n猫i)閮ㄥ瓨鍎插櫒锛屽悓鏅傛敮鎸佸绋帴鍙ｅ崝(xi茅)璀般€�
銆€銆€瑭插瀷铏熷叿楂旂偤 XCKU035锛屽叾鍚庣洞 -L1FFVA1156I 琛ㄧず鐗瑰畾鐨勫皝瑁濆舰寮忥紙FFVA1156锛変互鍙婇€熷害绛夌礆锛�-L1锛�銆�

鍙冩暩(sh霉)

閭忚集鍠厓鏁�(sh霉)锛�419200
銆€銆€鏈€澶х敤鎴� I/O 鏁�(sh霉)閲忥細840
銆€銆€鍏�(n猫i)閮ㄥ RAM (KB)锛�7440
銆€銆€DSP Slice 鏁�(sh霉)閲忥細4608
銆€銆€閰嶇疆妯″紡锛歋electMAP, Master SPI, Slave SPI
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆€銆€灏佽椤炲瀷锛欶FVA1156
銆€銆€鏍稿績闆诲(Vccint)锛�0.9V
銆€銆€I/O 闆诲(Vccaux, Vcco)锛�1.8V 鎴� 3.3V
銆€銆€鏅傞悩绠＄悊锛氶泦鎴� PLL 鍜� MMCM
銆€銆€楂橀€熸敹鐧�(f膩)鍣ㄦ暩(sh霉)閲忥細32
銆€銆€鏀剁櫦(f膩)鍣ㄩ€熺巼(Gbps)锛氭渶楂橀仈 32.18 Gbps

鐗规€�

XCKU035 鎻愪緵浜嗗挤澶х殑閭忚集铏曠悊鑳藉姏锛岄仼鍚堥渶瑕侀珮瀵嗗害閭忚集閬嬬畻鐨勬噳(y墨ng)鐢ㄥ牬鏅€傚叾鍏�(n猫i)缃殑 DSP Slice 鏀寔楂樻晥鐨勬暩(sh霉)瀛椾俊铏熻檿鐞嗗姛鑳�銆�
銆€銆€瑭茶姱鐗囨搧鏈� 32 鍊嬮珮閫熸敹鐧�(f膩)鍣ㄩ€氶亾锛屾敮鎸佸緸 1Gbps 鍒拌秴閬� 30Gbps 鐨勬暩(sh霉)鎿�(j霉)鍌宠几閫熺巼锛岃兘澶犳豢瓒崇従(xi脿n)浠ｉ€氫俊绯荤当(t菕ng)鐨勯渶姹傘€�
銆€銆€Kintex UltraScale 绯诲垪閲囩敤浜嗛潏娲荤殑鏋舵(g貌u)瑷�(sh猫)瑷�锛屾敮鎸佸嫊鎱�(t脿i)鍔熻兘鍒囨彌 (Dynamic Function eXchange)锛屼娇寰楅儴鍒嗗崁(q奴)鍩熷彲浠ュ湪閬嬭鏅傞噸鏂伴厤缃€屼笉褰遍熆鍏朵粬閮ㄥ垎鐨勫伐浣滅媭鎱�(t脿i)銆�
銆€銆€姝ゅ锛屽畠閭勯泦鎴愪簡澧炲挤鐨勫畨鍏ㄧ壒鎬э紝鍖呮嫭 AES-256 鍔犲瘑鍜� SHA-256 瑾�(r猫n)璀夌瓑鍔熻兘锛屼互淇濊姣旂壒娴佸厤鍙楁湭缍�(j墨ng)鎺堟瑠(qu谩n)鐨勮í鍟忔垨绡℃敼銆�
銆€銆€鐐轰簡绨″寲闁嬬櫦(f膩)閬庣▼锛孹CKU035 鍙垏 Xilinx Vivado Design Suite 宸ュ叿閺堢劇绺厤鍚堜娇鐢紝鎻愪緵楂樺堡娆＄稖鍚�銆両P 鏍哥敓鎴愪互鍙婂畬鏁寸殑椹楄瓑娴佺▼銆�

鎳�(y墨ng)鐢�

XCKU035 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂藉缓瑷�(sh猫)涓�锛屽鐒＄窔鍩虹珯銆佹湁绶氱恫(w菐ng)绲�(lu貌)浜ゆ彌姗熷拰璺敱鍣ㄧ瓑瑷�(sh猫)鍌�銆�
銆€銆€鍦ㄦ暩(sh霉)鎿�(j霉)涓績闋�(l菒ng)鍩燂紝閫欐 FPGA 甯哥敤浜庡姞閫熸湇鍕�(w霉)鍣ㄤ腑鐨勬暩(sh霉)鎿�(j霉)鍒嗘瀽浠诲嫏(w霉)銆佸姞瀵嗚В瀵嗘搷浣滀互鍙婅闋昏綁(zhu菐n)纰肩瓑宸ヤ綔銆�
銆€銆€宸ユキ(y猫)鑷嫊鍖栨帶鍒舵柟闈�锛屽畠鍙互瀵︾従(xi脿n)寰�(f霉)闆滅殑瀵︽檪鐩�(ji膩n)娓垏鍙嶉瑾�(di脿o)绡€(ji茅)鍔熻兘銆�
銆€銆€閱�(y墨)鐧傛垚鍍忓拰寤ｆ挱瑕栭牷铏曠悊涔熸槸鍏堕噸瑕佹噳(y墨ng)鐢ㄦ柟鍚戜箣涓€锛屼緥濡傝秴鑱叉尝鍦栧儚閲嶅缓銆侀珮娓呴浕瑕栫洿鎾法纰肩瓑鍫存櫙銆�