鏅傞枔锛�2025/3/24 9:12:48
闁辫畝锛�38
XC7VX690T-1FF1761I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-7 绯诲垪 FPGA 鑺墖涔嬩竴銆傝┎绯诲垪鑺墖鍩轰簬 28nm 鍒剁▼宸ヨ棟锛岄仼鐢ㄤ簬楂樻�ц兘瑷堢畻銆侀�氫俊銆佸湒鍍忚檿鐞嗗拰宸ユキ(y猫)鎺у埗绛夐牁鍩�銆俋C7VX690T 鎻愪緵楂樺瘑搴﹂倧杓柈鍏冦�佽睈瀵岀殑 DSP 妯″浠ュ強楂橀�熶覆琛屾敹鐧�(f膩)鍣�锛屾敮鎸佸绋帴鍙ｅ崝璀帮紝婊胯冻寰╅洔绯荤当(t菕ng)瑷▓闇�姹�銆�
銆�銆�姝ゅ瀷铏熶腑鐨� '-1' 琛ㄧず閫熷害绛夌礆锛孎F1761 琛ㄧず灏佽椤炲瀷鐐� 1761 寮曡叧鐨� FFPGA 灏佽銆�
鍣ㄤ欢椤炲瀷锛欶PGA
銆�銆�鍒剁▼宸ヨ棟锛�28nm
銆�銆�閭忚集鍠厓鏁搁噺锛氱磩 690K
銆�銆�DSP Slice 鏁搁噺锛�4224
銆�銆�Block RAM 瀹归噺锛�36.2Mb
銆�銆�閰嶇疆 Flash锛氱劇鍏х疆
銆�銆�IO 鏁搁噺锛氭渶澶� 1248
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆�銆�灏佽锛欶F1761
1. 楂樺瘑搴﹂倧杓硣婧愶紝閬╁悎寰╅洔鐨勬暩瀛椾俊铏熻檿鐞嗗拰鏁告摎璺緫瀵︾従銆�
銆�銆�2. 鍏х疆澶氶仈 84 鍊� GTX 鏀剁櫦(f膩)鍣紝鍌宠几閫熺巼楂橀仈 13.1Gbps锛屽彲鏀寔 PCIe Gen3銆丆PRI 鍜屽叾浠栭珮閫熷崝璀�銆�
銆�銆�3. 闆嗘垚澶ч噺 Block RAM 鍜屽垎甯冨紡 RAM锛屽彲鐢ㄤ簬 FIFO 绶╁瓨鎴栨煡鎵捐〃鍔熻兘銆�
銆�銆�4. 鏀寔 AXI4 鎺ュ彛妯欐簴锛屼究浜庤垏 AMBA 绺界窔鏋舵鍏煎銆�
銆�銆�5. 鎻愪緵闈堟椿鐨勬檪閻樼鐞嗗伐鍏凤紝鍖呮嫭 PLL 鍜� MMCM 妯″锛岀⒑淇濈簿纰虹殑鏅傞悩鍒嗛厤銆�
銆�銆�6. 浣庡姛鑰楄ō瑷�锛屽湪楂樻�ц兘閬嬭鐨勫悓鏅傛彁渚涘嚭鑹茬殑鑳芥晥琛ㄧ従銆�
銆�銆�閫欎簺鐗规�т娇寰� XC7VX690T 鎴愮偤闇�瑕侀珮鎬ц兘瑷堢畻鍜屾暩鎿氬悶鍚愯兘鍔涚殑鎳夌敤鐨勭悊鎯抽伕鎿�銆�
1. 閫氫俊瑷倷锛氬鍩虹珯銆佽矾鐢卞櫒鍜屼氦鎻涙涓殑淇¤櫉铏曠悊妯″銆�
銆�銆�2. 瑕栭牷鍜屽湒鍍忚檿鐞嗭細鍖呮嫭瀵︽檪瑕栭牷绶ㄧ⒓瑙ｇ⒓銆佽▓绠楁瑕栬绠楁硶鍔犻�熺瓑銆�
銆�銆�3. 鏁告摎涓績锛氱敤浜庣恫绲℃祦閲忓垎鏋愩�佹暩鎿氬绺拰鍔犲瘑鎿嶄綔銆�
銆�銆�4. 閱�(y墨)鐧傛垚鍍忥細鏀寔瓒呰伈娉�銆丆T 鍜� MRI 绛夎ō鍌欎腑鐨勫湒鍍忛噸寤虹畻娉�銆�
銆�銆�5. 宸ユキ(y猫)鑷嫊鍖栵細瀵︾従閬嬪嫊鎺у埗銆佹鍣ㄤ汉瑕栬鍜屽偝鎰熷櫒铻嶅悎绛夊姛鑳姐��
銆�銆�6. 楂樻�ц兘瑷堢畻锛氱偤绉戝浠跨湡銆侀噾铻嶅缓妯″拰鍏朵粬瑷堢畻瀵嗛泦鍨嬩换鍕欐彁渚涚‖浠跺姞閫熷钩鑷�銆�
銆�銆�鐢变簬鍏堕珮搴﹀彲绶ㄧ▼鎬у拰寮峰ぇ鐨勯倧杓硣婧�锛孹C7VX690T 鍙互閬╂噳鍚勭ó瀹氬埗鍖栭渶姹傘��
XC7VX690T-2FF1761I
銆�銆�XC7VX690T-3FF1761I
