XC7VX1140T-3FLG1926E 鏅傞枔锛�2025/5/7 15:41:23 闁辫畝锛�27

XC7VX1140T-3FLG1926E鏄疿ilinx鍏徃鎺ㄥ嚭鐨刅irtex-7绯诲垪FPGA鑺墖銆傝┎绯诲垪浠ラ珮鎬ц兘鍜岄珮闆嗘垚搴﹁憲绋憋紝涓昏闈㈠悜閫氫俊銆佸唬鎾闋昏檿鐞�銆侀珮绱氫俊铏熻檿鐞嗕互鍙婅埅绌鸿埅澶╃瓑楂樼鎳�(y墨ng)鐢ㄩ牁(l菒ng)鍩�銆�
銆€銆€Virtex-7 FPGA鍩轰簬鑷虹⿳闆�28nm宸ヨ棟鍒堕€�锛屽叿鍌欏挤(qi谩ng)澶х殑閭忚集璩囨簮銆佽睈瀵岀殑I/O鎺ュ彛浠ュ強澶氱ó灏堢敤纭牳鍜岃粺鏍窱P鏀寔锛岃兘澶犳豢瓒冲京(f霉)闆滅郴绲�(t菕ng)瑷�(sh猫)瑷堥渶姹�銆�

鍙冩暩(sh霉)

鍨嬭櫉锛歑C7VX1140T
銆€銆€灏佽褰㈠紡锛欶LG1926E
銆€銆€閫熷害绛夌礆锛�-3
銆€銆€閭忚集鍠厓鏁�(sh霉)锛氱磩1,140K
銆€銆€瀛樺劜鍣細23.8Mb鍒嗗竷寮廟AM+4.4Mb濉婄媭RAM
銆€銆€DSP Slice鏁�(sh霉)閲忥細2880鍊�
銆€銆€I/O鏁�(sh霉)閲忥細鏈€澶�1548鍊嬬敤鎴禝/O
銆€銆€鏈€澶у伐浣滈牷鐜囷細瓒呴亷550MHz
銆€銆€鍔熻€楄寖鍦嶏細鏍规摎(j霉)閰嶇疆涓嶅悓绱勭偤5W~20W
銆€銆€鏀寔鐨凷ERDES閫熺巼锛氭渶楂樺彲閬�(d谩)鍒�11.3Gbps

鐗规€�

XC7VX1140T-3FLG1926E鍏锋湁浠ヤ笅椤憲鐗规€э細
銆€銆€1. 閲囩敤28nm HPL锛圚igh Performance with Low Power锛夊伐钘濇妧琛�(sh霉)锛屾彁渚涘崜瓒婄殑鎬ц兘鍚屾檪闄嶄綆鍔熻€�銆�
銆€銆€2. 閰嶅倷澶ч噺閭忚集璩囨簮锛岄仼鐢ㄤ簬闇€瑕佸京(f霉)闆滈倧杓亱(y霉n)绠楃殑鎳�(y墨ng)鐢ㄥ牬鏅�銆�
銆€銆€3. 鍏�(n猫i)缃睈瀵屽瑷�(sh猫)锛屽寘鎷珮閫熶覆琛屾敹鐧�(f膩)鍣紙GTX/GTH锛�锛屾敮鎸侀珮閬�(d谩)11.3Gbps鐨勬暩(sh霉)鎿�(j霉)鍌宠几閫熺巼銆�
銆€銆€4. 鎻愪緵闈堟椿鐨勬檪閻樼鐞嗗伐鍏凤紙Clock Management Tile, CMT锛�锛屾敮鎸佸京(f霉)闆滅殑鏅傞悩鍒嗛厤鑸囩浉浣嶈(di脿o)鏁�銆�
銆€銆€5. 鏀寔宓屽叆寮忚檿鐞嗗櫒纭牳濡侫RM Cortex-A9 MPCore锛屼究浜庡(sh铆)鐝�(xi脿n)SoC锛圫ystem on Chip锛夋灦妲�(g貌u)銆�
銆€銆€6. 鎿佹湁澶у閲忕墖涓婂瓨鍎插櫒锛岄仼鍚堟暩(sh霉)鎿�(j霉)瀵嗛泦鍨嬫噳(y墨ng)鐢�銆�
銆€銆€7. 鍙€氶亷Partial Reconfiguration鎶€琛�(sh霉)瀵�(sh铆)鐝�(xi脿n)鍦ㄩ亱(y霉n)琛屼腑灏嶉儴鍒嗗崁(q奴)鍩熼噸鏂伴厤缃�锛屾彁楂樼郴绲�(t菕ng)闈堟椿鎬с€�
銆€銆€8. 楂樺彲闈犳€цō(sh猫)瑷�锛岄仼鐢ㄤ簬鑻涘埢鐠�(hu谩n)澧冧笅鐨勯棞(gu膩n)閸典换鍕�(w霉)鎳�(y墨ng)鐢ㄣ€�

鎳�(y墨ng)鐢�

XC7VX1140T寤ｆ硾鎳�(y墨ng)鐢ㄤ簬澶氬€嬮珮绔牁(l菒ng)鍩燂細
銆€銆€1. 閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂�锛屼緥濡傜劇绶氬熀绔�銆佽矾鐢卞櫒鍜屼氦鎻涙(j墨)涓殑淇¤櫉铏曠悊妯″銆�
銆€銆€2. 寤ｆ挱瑕栭牷瑷�(sh猫)鍌�锛岀敤浜庡(sh铆)鏅傝闋荤法纰艰В纰�銆佸湒鍍忚檿鐞嗗強鏍煎紡杞�(zhu菐n)鎻�銆�
銆€銆€3. 閱�(y墨)鐧傛垚鍍�锛屽CT鎺冩弿鍎€鎴栬秴鑱叉尝瑷�(sh猫)鍌欎腑鐨勫湒鍍忛噸寤虹畻娉曞(sh铆)鐝�(xi脿n)銆�
銆€銆€4. 宸ユキ(y猫)鑷嫊鍖栨帶鍒讹紝娑夊強寰�(f霉)闆滅殑閬�(y霉n)鍕曟帶鍒剁畻娉曟垨姗�(j墨)鍣ㄨ瑕虹郴绲�(t菕ng)銆�
銆€銆€5. 鑸┖鑸ぉ鑸囧湅闃�锛屽寘鎷浄閬�(d谩)淇¤櫉铏曠悊銆佽(w猫i)鏄熼€氫俊杓夎嵎浠ュ強灏�(d菐o)鑸郴绲�(t菕ng)銆�
銆€銆€6. 楂樻€ц兘瑷堢畻鍔犻€熷崱锛岀偤鏁�(sh霉)鎿�(j霉)涓績鎻愪緵椤嶅绠楀姏鏀寔銆�