XC7VH870T-G2FLG1932E 鏅�(sh铆)闁擄細2025/5/24 16:43:50 闁辫畝锛�14

XC7VH870T-G2FLG1932E 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-7 绯诲垪楂樼 FPGA 鑺墖銆傝┎绯诲垪鑺墖閲囩敤 28nm 鍒剁▼宸ヨ棟锛屽叿鏈夐珮閭忚集瀵嗗害銆侀珮鎬ц兘鍜屼綆鍔熻€楃殑鐗归粸(di菐n)銆俋C7VH870T 閰嶅倷浜嗚睈瀵岀殑 DSP Slice 鍜� Block RAM锛岄仼鐢ㄤ簬闇€瑕侀珮瑷�(j矛)绠楄兘鍔涘拰寰�(f霉)闆滄暩(sh霉)鎿�(j霉)铏曠悊鐨勬噳(y墨ng)鐢ㄥ牬(ch菐ng)鏅�銆傚叾灏佽褰㈠紡鐐� FLCSP锛團ine Line Chip Scale Package锛夛紝寮曡叧鏁�(sh霉)鐐� 1932銆�
銆€銆€瑭插瀷铏�(h脿o)涓殑 -G2 琛ㄧず閫熷害绛夌礆(j铆)锛屾剰鍛宠憲鑺墖鑳藉鍦ㄨ純楂樼殑鏅�(sh铆)閻橀牷鐜囦笅绌�(w臎n)瀹氶亱(y霉n)琛�銆�

鍙冩暩(sh霉)

鍣ㄤ欢椤炲瀷锛欶PGA
銆€銆€绯诲垪锛歏irtex-7
銆€銆€鍒堕€犲伐钘濓細28nm
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細870K
銆€銆€DSP Slice 鏁�(sh霉)閲忥細2160
銆€銆€Block RAM 瀹归噺锛�5400KB
銆€銆€閰嶇疆瀛樺劜(ch菙)鍣細鐒″収(n猫i)閮ㄩ杻瀛�锛岄渶澶栨帴閰嶇疆鑺墖
銆€銆€I/O 寮曡叧鏁�(sh霉)锛�1728
銆€銆€宸ヤ綔闆诲锛�1.0V 鏍稿績闆诲锛�1.8V I/O 闆诲
銆€銆€灏佽褰㈠紡锛欶LCSP
銆€銆€寮曡叧鏁�(sh霉)锛�1932

鐗规€�

XC7VH870T-G2FLG1932E 鎻愪緵鍗撹秺鐨勬€ц兘鍜岄潏娲绘€�锛屾敮鎸佸绋祵鍏ュ紡铏曠悊鍣ㄦ灦妲�(g貌u)鍜屾帴鍙ｅ崝(xi茅)璀�銆傚叾涓昏鐗规€у寘鎷細
銆€銆€1. 楂樺瘑搴﹂倧杓硣婧�锛岄仼鍚堝(sh铆)鐝�(xi脿n)寰�(f霉)闆滅殑鏁�(sh霉)瀛椾俊铏�(h脿o)铏曠悊绠楁硶鍜屾帶鍒堕倧杓�銆�
銆€銆€2. 鍏�(n猫i)缃� PCIe 纭牳妯″锛屾敮鎸� Gen2 x8 鎺ュ彛锛岀啊(ji菐n)鍖栭珮閫熼€氫俊瑷�(sh猫)瑷�(j矛)銆�
銆€銆€3. 鏀寔楂橀仈(d谩) 12.5Gbps 鐨勬敹鐧�(f膩)鍣ㄩ€熺巼锛屾豢瓒抽珮閫熶覆琛岄€氫俊闇€姹�銆�
銆€銆€4. 鍖呭惈澶氬€�(g猫) PLL 鍜� MMCM锛圡ixed Mode Clock Manager锛�锛屾彁渚涢潏娲荤殑鏅�(sh铆)閻樼鐞嗗拰鐩镐綅瑾�(di脿o)鏁村姛鑳�銆�
銆€銆€5. 鏀寔 DDR3/DDR3L/DDR2/LPDDR2 瀛樺劜(ch菙)鍣ㄦ帴鍙�锛屼究浜庢(g貌u)寤洪珮鏁堢殑瀛樺劜(ch菙)瀛愮郴绲�(t菕ng)銆�
銆€銆€6. 闆嗘垚澶у閲� Block RAM 鍜屽垎甯冨紡 RAM锛屽劒(y艒u)鍖栨暩(sh霉)鎿�(j霉)绶╁瓨鍜屾煡鎵捐〃鎳�(y墨ng)鐢�銆�
銆€銆€7. 鎻愪緵澶氱ó鍟熷嫊(d貌ng)妯″紡锛屽寘鎷緸 SPI銆丅PI 鍜� PROM 绛夎ō(sh猫)鍌欏姞杓夐厤缃暩(sh霉)鎿�(j霉)銆�

鎳�(y墨ng)鐢�

瑭插瀷铏�(h脿o)寤ｆ硾鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 楂樻€ц兘瑷�(j矛)绠� (HPC) 骞宠嚭(t谩i)锛岀敤浜庡姞閫熺瀛�(xu茅)瑷�(j矛)绠楀拰鏁�(sh霉)鎿�(j霉)鍒嗘瀽銆�
銆€銆€2. 閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂�锛屼緥濡傚熀绔�銆佽矾鐢卞櫒鍜屼氦鎻涙(j墨)涓殑淇¤櫉(h脿o)铏曠悊銆�
銆€銆€3. 瑕栭牷鍜屽湒鍍忚檿鐞�锛屾敮鎸佸(sh铆)鏅�(sh铆)瑕栭牷娴佺法纰艰В纰煎強澧炲挤(qi谩ng)銆�
銆€銆€4. 宸ユキ(y猫)鑷嫊(d貌ng)鍖栨帶鍒讹紝鐢ㄤ簬瀵�(sh铆)鐝�(xi脿n)寰�(f霉)闆滅殑姗�(j墨)鍣ㄨ瑕哄拰閬�(y霉n)鍕�(d貌ng)鎺у埗绠楁硶銆�
銆€銆€5. 閱�(y墨)鐧傛垚鍍忚ō(sh猫)鍌�锛屽瓒呰伈娉㈠拰 CT 鎺冩弿鍎€涓殑鏁�(sh霉)鎿�(j霉)閲囬泦鑸囪檿鐞�銆�
銆€銆€6. 鍦嬮槻鍜岃埅绌鸿埅澶╅牁(l菒ng)鍩�锛屾秹鍙婇浄閬�(d谩)淇¤櫉(h脿o)铏曠悊鍜屽皫(d菐o)鑸郴绲�(t菕ng)銆�
銆€銆€7. 鏁�(sh霉)鎿�(j霉)涓績鍔犻€熷崱锛岀敤浠ュ垎鎿�(d膩n)鏈嶅嫏(w霉)鍣� CPU 鐨勯儴鍒嗕换鍕�(w霉)銆�