XC7VH870T-2FLG1932I 鏅傞枔锛�2025/6/4 10:22:39 闁辫畝锛�7

XC7VH870T-2FLG1932I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-7 绯诲垪楂樻€ц兘 FPGA 鑺墖銆傝┎绯诲垪 FPGA 閲濆皪楂樺付瀵�銆佷綆寤堕伈鍜屽京(f霉)闆滈倧杓亱绠楅€�(j矛n)琛屼簡鍎�(y艒u)鍖�锛屽唬娉涙噳(y墨ng)鐢ㄤ簬閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂姐€佷俊铏熻檿鐞�銆佸湒鍍忚檿鐞嗐€佹暩(sh霉)鎿�(j霉)涓績鍔犻€熺瓑闋�(l菒ng)鍩�銆俋C7VH870T 鎻愪緵浜嗚睈瀵岀殑閭忚集璩囨簮銆佸祵鍏ュ紡瀛樺劜鍣ㄥ銆佹暩(sh霉)瀛椾俊铏熻檿鐞嗗櫒 (DSP) 妯″浠ュ強楂橀€熶覆琛屾敹鐧�(f膩)鍣�銆�
銆€銆€姝ゅ瀷铏熶腑鐨勫叿楂斿弮鏁�(sh霉)瀹氱京鐐猴細XC 琛ㄧず Xilinx 鍏徃鐢�(ch菐n)鍝侊紝7 琛ㄧず绗竷浠� Virtex 绯诲垪锛孷H 琛ㄧず澧炲挤(qi谩ng)鍨� Virtex-7 绯诲垪锛�870 琛ㄧず閭忚集鍠厓鏁�(sh霉)閲忕殑鐗瑰畾閰嶇疆锛孴琛ㄧず閫熷害绛夌礆锛孎(xi脿n)LG1932I 琛ㄧず灏佽椤炲瀷鍜屽紩鑵虫暩(sh霉)銆�

鍙冩暩(sh霉)

閭忚集鍠厓锛�853,200
銆€銆€鏌ユ壘琛� (LUT)锛�426,600
銆€銆€瀵勫瓨鍣細853,200
銆€銆€Block RAM锛�50.2 Mb
銆€銆€DSP Slice锛�2,160
銆€銆€閰嶇疆闁冨瓨锛氱劇锛堥渶澶栨帴锛�
銆€銆€I/O 寮曡叧锛�950
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆€銆€渚涢浕闆诲锛�1.0V 鏍稿績闆诲锛岃紨鍔╅浕婧� 1.8V 鍜� 3.3V
銆€銆€灏佽锛�1932 寮曡叧 FLGA 灏佽
銆€銆€閫熷害绛夌礆锛�-2锛堝柈浣嶆檪閻樺懆鏈熸€ц兘鏇撮珮锛�

鐗规€�

XC7VH870T 鏄� Virtex-7 绯诲垪涓竴娆鹃珮绔瀷铏�锛屽叿鏈変互涓嬮’钁楃壒鎬э細
銆€銆€1. 妤甸珮鐨勯倧杓瘑搴�锛屾敮鎸佸京(f霉)闆滅殑绠楁硶瀵︾従(xi脿n)鍜岀郴绲�(t菕ng)闆嗘垚銆�
銆€銆€2. 鍏�(n猫i)缃ぇ閲� DSP Slice锛岄仼鍚堝ぇ瑕�(gu墨)妯＄煩闄ｉ亱绠楀拰鏁�(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�(w霉)銆�
銆€銆€3. 鏀寔楂橀仈(d谩) 13 Gbps 鐨勯珮閫熶覆琛屾敹鐧�(f膩)鍣�锛岄仼鐢ㄤ簬鏁�(sh霉)鎿�(j霉)瀵嗛泦鍨嬫噳(y墨ng)鐢ㄣ€�
銆€銆€4. 鎻愪緵闈堟椿鐨勬檪閻樼鐞嗗伐鍏� (Clock Management Tile)锛屽彲瀵︾従(xi脿n)澶氳矾鏅傞悩鍒嗛牷銆佸€嶉牷鍜岀浉浣嶈(di脿o)鏁淬€�
銆€銆€5. 鍖呭惈澶у閲� Block RAM 鍜屽垎甯冨紡瀛樺劜鍣ㄨ硣婧�锛屾豢瓒虫湰鍦板寲鏁�(sh霉)鎿�(j霉)绶╁瓨闇€姹�銆�
銆€銆€6. 鏀寔澶氱ó閰嶇疆妯″紡锛屽寘鎷緸 SPI Flash 鍟熷嫊鎴栭€氶亷 JTAG 绶ㄧ▼銆�
銆€銆€7. 鍙摯(ku貌)灞曟€у挤(qi谩ng)锛岃兘澶犺垏澶栭儴 DDR3/DDR4 鍏�(n猫i)瀛樻帶鍒跺櫒鐒＄斧閫ｆ帴銆�
銆€銆€8. 鏀寔閮ㄥ垎閲嶉厤缃姛鑳斤紝鍏佽ū鍦ㄩ亱琛屾檪鍕曟厠(t脿i)鍔犺級涓嶅悓妯″浠ョ瘈(ji茅)鐪佺‖浠惰硣婧�銆�
銆€銆€姝ゅ锛岄€欐鑺墖閭勫吋瀹� Xilinx Vivado 瑷�(sh猫)瑷堝伐鍏�锛屼究浜庨枊鐧�(f膩)浜哄摗閫�(j矛n)琛岄珮灞ゆ缍滃悎銆侀璀夊拰瑾�(di脿o)瑭�銆�

鎳�(y墨ng)鐢�

XC7VH870T 涓昏鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 閫氫俊瑷�(sh猫)鍌欙細濡傚熀绔�銆佽矾鐢卞櫒銆佷氦鎻涙(j墨)绛夐渶瑕侀珮鍚炲悙閲忓拰浣庡欢閬茬殑鏁�(sh霉)鎿�(j霉)鍖呰檿鐞嗗牬鏅�銆�
銆€銆€2. 楂樻€ц兘瑷堢畻锛氱敤浜庣瀛�(xu茅)瑷堢畻銆佹(j墨)鍣ㄥ(xu茅)缈�(x铆)鎺ㄦ柗鍔犻€熷拰鍔犲瘑瑙ｅ瘑鎿嶄綔銆�
銆€銆€3. 瑕栭牷鍜屽湒鍍忚檿鐞嗭細鏀寔瀵︽檪瑕栭牷娴佺法纰艰В纰笺€佸湒褰㈡覆鏌撶瓑鍔熻兘銆�
銆€銆€4. 宸ユキ(y猫)鑷嫊鍖栵細瀵︾従(xi脿n)瀵︽檪鎺у埗銆佹暩(sh霉)鎿�(j霉)閲囬泦鑸囧垎鏋愩€�
銆€銆€5. 閱�(y墨)鐧傚奖鍍忥細鐢ㄤ簬瓒呰伈娉�銆丆T 鎺冩弿绛夎ō(sh猫)鍌欎腑鐨勫湒鍍忛噸寤虹畻娉�銆�
銆€銆€6. 娓│娓噺鍎€鍣細渚嬪绀烘尝鍣�銆佸崝(xi茅)璀板垎鏋愬剙绛夐渶瑕佸揩閫熶俊铏熸崟鎹夊拰铏曠悊鐨勫牬鍚堛€�