鏅傞枔锛�2025/5/15 13:07:36
闁辫畝锛�21
XC7V585T-L2FFG1157E 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-7 绯诲垪 FPGA 鑺墖涓殑涓�鍊嬪瀷铏�銆傝┎绯诲垪鑺墖閲囩敤浜嗚嚭绌嶉浕锛圱SMC锛�28nm 宸ヨ棟鍒堕�狅紝鍏锋湁楂橀倧杓瘑搴�銆侀珮鎬ц兘鍜屼綆鍔熻�楃殑鐗归粸銆俋C7V585T 鎻愪緵浜嗚睈瀵岀殑 DSP Slice 鍜� Block RAM 璩囨簮锛岄仼鍚堢敤浜庡京闆滅殑鏁�(sh霉)瀛椾俊铏熻檿鐞嗐�侀�氫俊绯荤当(t菕ng)瑷▓浠ュ強楂樻�ц兘瑷堢畻绛夐牁鍩熴��
銆�銆�Virtex-7 绯诲垪閭勬敮鎸佸绋珮閫熶覆琛屾敹鐧�(f膩)鍣�锛岃兘澶犳豢瓒崇従(xi脿n)浠ｉ�氫俊鍗�(xi茅)璀扮殑闇�姹�锛屼緥濡� PCIe Gen3銆丼ATA銆乁SB 3.0 绛夈��
鍨嬭櫉锛歑C7V585T-L2FFG1157E
銆�銆�鍝佺墝锛歑ilinx
銆�銆�宸ヨ棟鍒剁▼锛�28nm
銆�銆�FPGA 绯诲垪锛歏irtex-7
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細绱� 585K
銆�銆�RAM 瀹归噺锛氱磩 36.9Mb
銆�銆�DSP Slice 鏁�(sh霉)閲忥細绱� 2320
銆�銆�閰嶇疆妯″紡锛歋electMAP銆丼lave Serial銆丮aster SPI
銆�銆�灏佽椤炲瀷锛欶FG1157
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆�銆�I/O 鏁�(sh霉)閲忥細鏈�澶� 976
銆�銆�鍏�(n猫i)閮ㄦ檪閻樿硣婧愶細PLL/MMCM
XC7V585T-L2FFG1157E 鐨勪富瑕佺壒鎬у寘鎷細
銆�銆�1. 楂樻�ц兘鑸囬珮瀵嗗害鐨勯倧杓硣婧�锛岄仼鐢ㄤ簬寰╅洔绠楁硶瀵︾従(xi脿n)銆�
銆�銆�2. 鍏�(n猫i)缃ぇ閲� DSP Slice 鍜� Block RAM锛屽彲鏀寔鐭╅櫍閬嬬畻鍜屾暩(sh霉)鎿�(j霉)瀛樺劜鍔熻兘銆�
銆�銆�3. 鏀寔鏈�楂橀仈 6.6Gbps 鐨� GTX/GTH 鏀剁櫦(f膩)鍣�锛岀敤浜庨珮閫熸暩(sh霉)鎿�(j霉)鍌宠几銆�
銆�銆�4. 闆嗘垚浜嗛潏娲荤殑鏅傞悩绠＄悊妯″锛圡MCM 鍜� PLL锛�锛屽彲鎻愪緵绮炬簴鐨勯牷鐜囧悎鎴愬拰鐩镐綅瑾�(di脿o)鏁淬��
銆�銆�5. 鍙�氶亷 SelectMAP 鎴� JTAG 鎺ュ彛閫茶绶ㄧ▼閰嶇疆锛屽苟鏀寔澶氱ó鍟熷嫊妯″紡銆�
銆�銆�6. 鍔熻�楀劒(y艒u)鍖栨妧琛�锛屽彲鏍规摎(j霉)瀵﹂殯闇�姹傚嫊鎱�(t脿i)瑾�(di脿o)鏁村伐浣滅媭鎱�(t脿i)浠ョ瘈(ji茅)鐪佽兘閲忔秷鑰�銆�
銆�銆�7. 寮峰ぇ鐨勫祵鍏ュ紡铏曠悊鍣ㄧ‖鏍革紙濡� ARM Cortex-A9 MPCore锛夐伕闋咃紙闇�閬告搰甯惰檿鐞嗙郴绲�(t菕ng)鐨勭増鏈級銆�
銆�銆�閫欎簺鐗归粸浣垮緱 XC7V585T 鎴愮偤楂樼鎳夌敤鐨勭悊鎯抽伕鎿�锛屼緥濡傝埅绌鸿埅澶┿�侀啱(y墨)鐧傛垚鍍�銆佸伐妤�(y猫)鑷嫊鍖栫瓑鍫存櫙銆�
XC7V585T-L2FFG1157E 涓昏鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 楂橀�熼�氫俊瑷倷锛氬璺敱鍣�銆佷氦鎻涙鍙婂熀绔�銆�
銆�銆�2. 鏁�(sh霉)鎿�(j霉)涓績鍔犻�熷崱锛氬煼(zh铆)琛屾鍣ㄥ缈掓帹鐞嗘垨缍�(w菐ng)绲″寘铏曠悊浠诲嫏銆�
銆�銆�3. 瑕栭牷寤ｆ挱绯荤当(t菕ng)锛氳闋荤法纰艰В纰�銆佸湒鍍忚檿鐞�銆�
銆�銆�4. 閱�(y墨)鐧傚剙鍣細瓒呰伈娉㈡垚鍍忚ō鍌欎腑鐨勪俊铏熻檿鐞嗗柈鍏�銆�
銆�銆�5. 姹借粖闆诲瓙锛欰DAS 绯荤当(t菕ng)涓矤璨偝鎰熷櫒铻嶅悎銆�
銆�銆�6. 娓│娓噺鍎�鍣細绀烘尝鍣�銆佷俊铏熺櫦(f膩)鐢熷櫒銆�
銆�銆�7. 杌嶄簨鍦嬮槻锛氶浄閬斾俊铏熻檿鐞�銆佽(w猫i)鏄熼�氫俊銆�
銆�銆�鐢变簬鍏跺嚭鑹茬殑鎬ц兘琛ㄧ従(xi脿n)锛屽湪闇�瑕佸鏅傛�у拰鍙潬鎬х殑鐠�(hu谩n)澧冧腑寰楀埌浜嗗唬娉涙噳鐢ㄣ��
XC7V585T-L3FFG1157E
銆�銆�XC7V585T-L1FFG1157E
