XC7V585T-2FF1157C 鏅傞枔锛�2025/5/7 9:59:41 闁辫畝锛�21

XC7V585T-2FF1157C 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-7 绯诲垪 FPGA 鑺墖涓殑涓€鍊嬪瀷铏�銆傝┎绯诲垪灏堢偤楂樻€ц兘鍜岄珮瀹归噺鎳�(y墨ng)鐢ㄨō(sh猫)瑷�锛岄仼鐢ㄤ簬闇€瑕佸京(f霉)闆滈倧杓亱绠椼€侀珮閫熶俊铏熻檿鐞嗗拰澶ц(gu墨)妯℃暩(sh霉)鎿�(j霉)鍚炲悙鐨勫牬鏅�銆俈irtex-7 绯诲垪閲囩敤鑷虹⿳闆� 28nm 宸ヨ棟鍒堕€狅紝鎻愪緵浜嗗崜瓒婄殑鎬ц兘鍔熻€楁瘮鍜岄潏娲绘€�銆�
銆€銆€Virtex-7 FPGA 涓昏鍒嗙偤澶氬€嬪瓙绯诲垪锛屽寘鎷€氱敤鍨嬶紙XC7V锛�銆佹敹鐧�(f膩)鍣ㄥ劒(y艒u)鍖栧瀷锛圶C7VH锛変互鍙婂爢鐤婄鐗囦簰閫ｆ妧琛�(sh霉)锛圫SI锛夊寮峰瀷锛堝 XC7VS 鍜� XC7VX锛�銆俋C7V585T-2FF1157C 灞簬閫氱敤鍨� XC7V 绯诲垪锛屽叿鏈� 580K 閭忚集鍠厓锛屽苟鏀寔澶氱ó宓屽叆寮忓瓨鍎插櫒鍜� DSP 妯″銆�

鍙冩暩(sh霉)

閭忚集鍠厓鏁�(sh霉)閲忥細580K
銆€銆€閰嶇疆闁冨瓨锛氱劇鍏�(n猫i)閮ㄩ杻瀛橈紝闇€澶栫疆閰嶇疆鑺墖
銆€銆€I/O 鏁�(sh霉)閲忥細924
銆€銆€鏈€澶у伐浣滈牷鐜囷細瓒呴亷 650 MHz
銆€銆€灏佽椤炲瀷锛欶FG1157
銆€銆€鏍稿績闆诲锛�1.0V
銆€銆€I/O 闆诲锛�1.8V / 2.5V / 3.3V
銆€銆€宸ヨ棟绡€(ji茅)榛烇細28nm
銆€銆€婧害鑼冨湇锛氬伐妤�(y猫)绱氾紙-40掳C 鑷� +100掳C锛�
銆€銆€鍔熻€楀吀鍨嬪€硷細鍙栨焙浜庣敤鎴惰ō(sh猫)瑷�锛岄€氬父鍦ㄥ咕鐡﹁嚦骞惧崄鐡︿箣闁�

鐗规€�

XC7V585T-2FF1157C 鎻愪緵浜嗚睈瀵岀殑璩囨簮绲勫悎浠ユ豢瓒冲悇绋珮鎬ц兘闇€姹�銆傚畠闆嗘垚浜嗗ぇ閲忕殑鍙法绋嬮倧杓柈鍏�锛屾敮鎸佸京(f霉)闆滅殑鏁�(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�(w霉)銆傛澶�锛岃┎鍣ㄤ欢閭勫叿鍌欎互涓嬬壒榛烇細
銆€銆€1. 鍏�(n猫i)缃ぇ閲� Block RAM 鍜屽垎甯冨紡 RAM锛岀敤浜庡鐝�(xi脿n)楂樻晥鐨勬暩(sh霉)鎿�(j霉)绶╁瓨鍜� FIFO 鍔熻兘銆�
銆€銆€2. 鍖呭惈澶氶仈 2320 鍊� 27-bit 脳 18-bit 鐨� DSP Slice锛岃兘澶犲姞閫熶箻娉曠疮鍔犵瓑閬嬬畻銆�
銆€銆€3. 鏀寔 PCIe Gen3 鎺ュ彛纭牳妯″锛屾柟渚块枊鐧�(f膩)鏈嶅嫏(w霉)鍣ㄣ€佸瓨鍎茶ō(sh猫)鍌欑瓑鎳�(y墨ng)鐢�銆�
銆€銆€4. 楂橀€熶覆琛屾敹鐧�(f膩)鍣ㄩ€熺巼楂橀仈 13.1 Gbps锛岄仼鍚堥€氫俊绯荤当(t菕ng)銆�
銆€銆€5. 鍙€氶亷閮ㄥ垎閲嶆柊閰嶇疆鍔熻兘鍕曟厠(t脿i)瑾�(di脿o)鏁撮浕璺祼(ji茅)妲�(g貌u)锛屾彁鍗囬潏娲绘€�銆�
銆€銆€6. 鍫嗙枈纭呯墖浜掗€ｆ妧琛�(sh霉)锛堥伕閰嶏級锛岄€蹭竴姝ユ摯灞曢倧杓閲忓拰甯跺銆�
銆€銆€7. 寮峰ぇ鐨勬檪閻樼鐞嗗伐鍏凤紙Clock Management Tile, CMT锛�锛屾彁渚� PLL 鍜� MMCM 鍔熻兘锛岀⒑淇濈簿纰虹殑鏅傞悩鍒嗛厤鑸囪(di脿o)绡€(ji茅)銆�

鎳�(y墨ng)鐢�

XC7V585T-2FF1157C 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬灏嶈▓绠楄兘鍔涜姹傝純楂樼殑闋�(l菒ng)鍩燂紝渚嬪锛�
銆€銆€1. 楂樼閫氫俊瑷�(sh猫)鍌欙細鍖呮嫭鍩哄付铏曠悊鍠厓銆佽矾鐢变氦鎻涙銆佺劇绶氬熀绀�(ch菙)瑷�(sh猫)鏂界瓑銆�
銆€銆€2. 鏁�(sh霉)鎿�(j霉)涓績纭欢鍔犻€燂細鐢ㄤ簬姗熷櫒瀛�(xu茅)缈掓帹鐞�銆佸姞瀵嗚В瀵嗕互鍙婃暩(sh霉)鎿�(j霉)搴煡瑭㈠劒(y艒u)鍖�銆�
銆€銆€3. 閱�(y墨)鐧傛垚鍍忕郴绲�(t菕ng)锛氬鐝�(xi脿n)瀵︽檪鍦栧儚閲嶅缓绠楁硶鍜屼俊铏熼噰闆�銆�
銆€銆€4. 瑕栭牷寤ｆ挱瑙ｆ焙鏂规锛氭敮鎸佽秴楂樻竻瑕栭牷绶ㄧ⒓瑙ｇ⒓鍙婂偝杓�銆�
銆€銆€5. 娓│娓噺鍎€鍣細鐢熸垚浠绘剰娉㈠舰鎴栧垎鏋愬京(f霉)闆滀俊铏熺壒鎬с€�
銆€銆€6. 宸ユキ(y猫)鑷嫊鍖栨帶鍒讹細鍩�(zh铆)琛岄亱鍕曡粚璺¤(gu墨)鍔冨拰姗熷櫒浜鸿瑕烘劅鐭ヤ换鍕�(w霉)銆�