鏅傞枔锛�2025/4/29 13:51:43
闁辫畝锛�32
XC7S6-1CSGA225Q 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Artix-7 绯诲垪 FPGA 鐨勪竴绋瀷铏熴�傝┎鑺墖鍩轰簬 28nm 宸ヨ棟鍒堕��锛屽叿鏈夐珮鎬ц兘銆佷綆鍔熻�楃殑鐗归粸锛岄仼鍚堟噳鐢ㄤ簬宸ユキ(y猫)鎺у埗銆侀�氫俊绯荤当(t菕ng)銆佸祵鍏ュ紡瑕栬鍜岄啱(y墨)鐧傝ō(sh猫)鍌欑瓑闋�(l菒ng)鍩�銆傚叾鍏�(n猫i)閮ㄩ泦鎴愪簡璞愬瘜鐨勯倧杓硣婧�銆丏SP 妯″鍜屽瓨鍎插櫒妯″锛屾敮鎸佸绋帴鍙ｅ崝(xi茅)璀板拰澶栭儴瑷�(sh猫)鍌欓�ｆ帴銆�
銆�銆�Artix-7 绯诲垪 FPGA 鎻愪緵浜嗛潏娲荤殑瑷�(sh猫)瑷堟柟妗堬紝鍙互婊胯冻涓嶅悓鎳夌敤鍫存櫙鐨勯渶姹�锛孹C7S6-1CSGA225Q 灞簬灏忓瀷鍖栧皝瑁濈殑鍣ㄤ欢锛岄仼鍚堝皪楂旂⿳瑕佹眰杓冮珮鐨勫牬鍚�銆�
鍨嬭櫉锛歑C7S6-1CSGA225Q
銆�銆�绯诲垪锛欰rtix-7
銆�銆�鍝佺墝锛歑ilinx
銆�銆�宸ヨ棟鍒剁▼锛�28nm
銆�銆�FPGA瑕�(gu墨)妯★細6900鍊嬮倧杓柈鍏�
銆�銆�閰嶇疆妯″紡锛歋lave Serial / Master Parallel
銆�銆�宸ヤ綔闆诲锛�1.0V 鏍稿績闆诲锛�3.3V I/O 闆诲
銆�銆�灏佽椤炲瀷锛欳SGA锛圕eramic Super Grid Array锛�
銆�銆�寮曡叧鏁�(sh霉)锛�225
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆�銆�鏈�澶ч牷鐜囷細绱�500MHz
XC7S6-1CSGA225Q 鏄竴娆惧姛鑳藉挤澶х殑 FPGA 鑺墖锛屼富瑕佺壒鎬у寘鎷細
銆�銆�1. 楂樻�ц兘锛氶噰鐢� 28nm 宸ヨ棟鍒堕�狅紝鑳藉鍦ㄨ純浣庡姛鑰椾笅鎻愪緵鍑鸿壊鐨勮▓绠楄兘鍔�銆�
銆�銆�2. 灏忓瀷鍖栬ō(sh猫)瑷堬細CSGA225 灏佽褰㈠紡浣垮叾闈炲父閬╃敤浜庨渶瑕佺穵婀婄┖闁撶殑鎳夌敤鍫存櫙銆�
銆�銆�3. 鍏�(n猫i)缃� DSP 妯″锛氭敮鎸侀珮鏁堟暩(sh霉)瀛椾俊铏熻檿鐞�锛岀壒鍒ラ仼鍚堥煶闋汇�佽闋讳互鍙婂叾浠栧京闆滅畻娉曠殑鎳夌敤銆�
銆�銆�4. 澶氭ǎ鍖栫殑瀛樺劜鍣ㄨ硣婧愶細闆嗘垚 Block RAM 鍜屽垎甯冨紡 RAM锛屾柟渚垮鐝�(xi脿n)寰╅洔鐨勫瓨鍎茬祼(ji茅)妲�(g貌u)銆�
銆�銆�5. 鏀寔澶氱ó澶栬ō(sh猫)鎺ュ彛锛氬吋瀹� PCIe銆丏DR3銆丟igabit Ethernet 绛夊绋珮閫熸帴鍙ｅ崝(xi茅)璀�銆�
銆�銆�6. 鍙法绋嬫�э細鐢ㄦ埗鍙互鏍规摎(j霉)鍏烽珨闇�姹傝嚜瀹氱京閭忚集闆昏矾锛屾サ澶у湴鎻愰珮浜嗛潏娲绘��銆�
銆�銆�7. 宓屽叆寮忚檿鐞嗗櫒鏀寔锛氬彲浠ュ収(n猫i)宓� MicroBlaze 鎴� PowerPC 绛夎粺鏍歌檿鐞嗗櫒锛屾(g貌u)寤哄畬鏁寸殑宓屽叆寮忕郴绲�(t菕ng)銆�
銆�銆�8. 鍔熻�楀劒(y艒u)鍖栵細閫氶亷鍕曟厠(t脿i)鍔熻�楃鐞嗘妧琛�(sh霉)锛岄檷浣庢暣楂旇兘鑰�锛屾彁鍗囩簩(x霉)鑸檪闁撴垨鏁ｇ啽琛ㄧ従(xi脿n)銆�
XC7S6-1CSGA225Q 鍦ㄥ鍊嬮牁(l菒ng)鍩熶腑寰楀埌浜嗗唬娉涙噳鐢�锛屽寘鎷絾涓嶉檺浜庯細
銆�銆�1. 宸ユキ(y猫)鑷嫊鍖栵細鐢ㄤ簬閬嬪嫊鎺у埗銆佹鍣ㄤ汉瑕栬浠ュ強鏁�(sh霉)鎿�(j霉)閲囬泦绛変换鍕�銆�
銆�銆�2. 閫氫俊绯荤当(t菕ng)锛氬彲鐢ㄤ簬鍩哄付铏曠悊銆佷俊閬撶法纰煎拰瑾�(di脿o)鍒惰В瑾�(di脿o)绛夊姛鑳�銆�
銆�銆�3. 宓屽叆寮忚瑕猴細鏀寔鍦栧儚铏曠悊銆佺洰妯欐娓垏璀樺垾绛夋搷浣�銆�
銆�銆�4. 閱�(y墨)鐧傝ō(sh猫)鍌欙細濡傝秴鑱叉尝鎴愬儚銆佸績闆诲湒鍒嗘瀽绛夐珮绮惧害瀵︽檪铏曠悊銆�
銆�銆�5. 娑堣不椤為浕瀛愮敘(ch菐n)鍝侊細鍦ㄨ闋荤法瑙ｇ⒓銆佹父鎴叉鍦栧舰娓叉煋绛夋柟闈㈢櫦(f膩)鎻噸瑕佷綔鐢�銆�
銆�銆�6. 姹借粖闆诲瓙锛氳紨鍔╅椐涚郴绲�(t菕ng)鐨勪俊铏熻檿鐞嗛儴鍒�銆�
銆�銆�7. 绉戝鐮旂┒锛氭ā鎿椹椼�佹暩(sh霉)鎿�(j霉)鍒嗘瀽浠ュ強澶╂枃瑙�娓瓑闋�(l菒ng)鍩熼兘闇�瑕侀�欐ǎ楂樻�ц兘鐨� FPGA銆�
XC7S6-1FTG256I
銆�銆�XC7S6-1CPG236I
銆�銆�XC7S6-1FBG484I
