鏅傞枔锛�2025/5/21 20:48:49
闁辫畝锛�18
XC7S50-1FGA484I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Artix-7 绯诲垪 FPGA 鑺墖涓殑涓�鍊嬪瀷铏�銆侫rtix-7 绯诲垪鏄潰鍚戜綆鍔熻�椼�侀珮鎬у児姣旀噳鐢ㄧ殑 FPGA锛屽唬娉涚敤浜庨�氫俊銆佹秷璨婚浕瀛愩�佸伐妤�(y猫)鎺у埗绛夐牁鍩�銆�
銆�銆�瑭茶姱鐗囬噰鐢� 28nm 宸ヨ棟鍒堕�狅紝鍏锋湁杓冧綆鐨勯潨鎱�(t脿i)鍔熻�楀拰鍕曟厠(t脿i)鍔熻��銆傚叾灏佽褰㈠紡鐐� FGA484锛岄仼鍚堝京闆滅殑鏁�(sh霉)瀛椾俊铏熻檿鐞嗕换鍕欏拰宓屽叆寮忕郴绲�(t菕ng)瑷▓銆�
鍣ㄤ欢鍨嬭櫉锛歑C7S50-1FGA484I
銆�銆�绯诲垪锛欰rtix-7
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細50K
銆�銆�RAM 瀹归噺锛�1.4Mb
銆�銆�DSP Slice 鏁�(sh霉)閲忥細90
銆�銆�I/O 鏁�(sh霉)閲忥細314
銆�銆�閰嶇疆妯″紡锛歋lave Serial / Master SPI / Boundary Scan
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆�銆�灏佽褰㈠紡锛欶GA484
銆�銆�宸ヨ棟鍒剁▼锛�28nm
XC7S50-1FGA484I 鎻愪緵浜嗗绋厛閫茬殑鐗规��锛屽寘鎷絾涓嶉檺浜庨珮鎬ц兘 DSP 妯″銆佸ぇ瀹归噺鍏ч儴瀛樺劜鍣�銆侀潏娲荤殑 I/O 鎺ュ彛浠ュ強璞愬瘜鐨勬檪閻樼鐞嗚硣婧愩��
銆�銆�瀹冩敮鎸侀珮閬� 6.6Gbps 鐨勬敹鐧�(f膩)鍣ㄩ�熺巼锛屽苟闆嗘垚浜� PCIe Gen1 x1 鍜屽崈鍏嗕互澶恫(w菐ng)绛夌‖鏍告ā濉�銆�
銆�銆�姝ゅ锛孉rtix-7 绯诲垪閲囩敤浜� UltraScale 鏋舵锛屽叿鍌欏劒(y艒u)鐣扮殑鎬ц兘鍔熻�楁瘮锛岃兘澶犳豢瓒冲京闆滅郴绲�(t菕ng)鐨勫鏅傛�у拰鍙潬鎬ч渶姹�銆�
銆�銆�瑭茶姱鐗囬倓鎻愪緵浜嗛潏娲荤殑閰嶇疆閬搁爡鍜屽姞瀵嗗姛鑳�锛岀⒑淇濈敤鎴惰ō瑷堢殑瀹夊叏鎬�銆�
XC7S50-1FGA484I 寤ｆ硾鎳夌敤浜庨渶瑕佷腑绛夎(gu墨)妯￠倧杓硣婧愮殑鍫存櫙銆傚吀鍨嬬殑鎳夌敤闋樺煙鍖呮嫭锛�
銆�銆�- 宓屽叆寮忚瑕虹郴绲�(t菕ng)
銆�銆�- 閱�(y墨)鐧傛垚鍍忚ō鍌�
銆�銆�- 闊抽牷/瑕栭牷寤ｆ挱
銆�銆�- 宸ユキ(y猫)鑷嫊鍖栨帶鍒�
銆�銆�- 鏁�(sh霉)鎿�(j霉)閲囬泦鑸囪檿鐞�
銆�銆�- 鐒＄窔閫氫俊鍩虹珯
銆�銆�鍚屾檪锛岀敱浜庡叾浣庡姛鑰楃壒榛�锛屼篃閬╃敤浜庝究鏀滃紡瑷倷鎴栧皪鏁ｇ啽瑕佹眰杓冮珮鐨勭挵(hu谩n)澧�銆�
XC7S50-2FGA484I
銆�銆�XC7S50-3FGA484I
