XC7K355T-1FBG676I 鏅傞枔锛�2025/5/8 10:48:28 闁辫畝锛�23

XC7K355T-1FBG676I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Artix-7 绯诲垪 FPGA 鑺墖涓殑涓€娆�銆侫rtix-7 绯诲垪灏堢偤浣庢垚鏈�銆佷綆鍔熻€楁噳(y墨ng)鐢ㄨ€岃ō(sh猫)瑷�锛屽悓鏅傛彁渚涢珮鎬ц兘鐨勯倧杓硣婧愬拰 DSP 鍔熻兘銆傝┎鍣ㄤ欢閲囩敤 28nm 鍒堕€犲伐钘�锛屽叿鏈夎睈瀵岀殑 I/O 鏀寔锛岄仼鍚堜簬閫氫俊銆佸伐妤�(y猫)鎺у埗銆侀啱(y墨)鐧傛垚鍍忎互鍙婅埅绌鸿埅澶╃瓑闋�(l菒ng)鍩�銆�
銆€銆€XC7K355T-1FBG676I 鐨勫叿楂斿瀷铏熸璀樿В閲嬪涓嬶細XC 琛ㄧず Xilinx 鍟嗘キ(y猫)绯诲垪鑺墖锛�7 琛ㄧず绗竷浠� FPGA 鏋舵(g貌u)锛孠琛ㄧず灞簬 Artix-7 绯诲垪锛�355 琛ㄧず閭忚集鍠厓鏁�(sh霉)閲忕磩 355K锛孴琛ㄧず鍟嗘キ(y猫)婧害鑼冨湇锛�1 琛ㄧず閫熷害绛夌礆锛孎(xi脿n)BG676 琛ㄧず灏佽椤炲瀷鐐� Fine-Pitch BGA 灏佽涓斿紩鑵虫暩(sh霉)鐐� 676锛孖琛ㄧず绗﹀悎 RoHS 妯欐簴銆�

鍙冩暩(sh霉)

閭忚集鍠厓鏁�(sh霉)锛�354,960
銆€銆€鏌ユ壘琛紙LUT锛夛細177,480
銆€銆€瀵勫瓨鍣細354,960
銆€銆€DSP Slice锛�930
銆€銆€Block RAM锛�2,160 Kb
銆€銆€灏堢敤鏅傞悩璩囨簮锛�8 MMCM + 4 PLL
銆€銆€I/O 鏁�(sh霉)閲忥細464
銆€銆€閰嶇疆妯″紡锛歋PI銆丅PI銆丼lave Serial銆丮aster Parallel 绛�
銆€銆€宸ヤ綔闆诲锛�0.9V 鏍稿績闆诲锛�1.0V I/O 闆诲
銆€銆€灏佽锛欶BGA 676
銆€銆€閫熷害绛夌礆锛�-1

鐗规€�

XC7K355T-1FBG676I 鎻愪緵浜嗗挤澶х殑閭忚集璩囨簮鑸� DSP 铏曠悊鑳藉姏锛岄仼鐢ㄤ簬寰�(f霉)闆滅殑淇¤櫉铏曠悊浠诲嫏(w霉)銆傚畠鏀寔楂橀仈 1.0 Gb/s 鐨勫樊鍒� I/O 閫熺巼锛屽苟鍏峰倷澶氱ó宓屽叆寮忓瓨鍎插櫒濉�锛屽寘鎷� Block RAM 鍜� Distributed RAM锛屾豢瓒虫暩(sh霉)鎿�(j霉)绶╁瓨闇€姹�銆傛澶�锛屽叾闆嗘垚鐨� PCIe 妯″鍙互瀵︾従(xi脿n)楂橀€熺郴绲�(t菕ng)浜掕伅(li谩n)鍔熻兘銆�
銆€銆€瑭� FPGA 鐨勪綆鍔熻€楁灦妲�(g貌u)绲�(ji茅)鍚堜簡 Power Matters Alliance 鎶€琛�(sh霉)锛岀⒑淇濆湪楂樻€ц兘閬嬭涓嬩緷鐒朵繚鎸佽純浣庣殑鑳借€楁按骞炽€傞€氶亷 Vivado Design Suite 闁嬬櫦(f膩)鐠�(hu谩n)澧�锛岀敤鎴惰兘澶犲厖鍒嗗埄鐢ㄩ€欐 FPGA 鐨勭壒鎬ч€茶蹇€熷師鍨嬭ō(sh猫)瑷堝拰鐢�(ch菐n)鍝侀枊鐧�(f膩)銆�
銆€銆€Artix-7 绯诲垪閭勬彁渚涗簡寮峰ぇ鐨勮(di脿o)瑭﹀伐鍏烽張锛屽 ChipScope Pro 鍜� Vivado Logic Analyzer锛屽公鍔╁伐绋嬪斧楂樻晥瀹氫綅鍟忛骞跺劒(y艒u)鍖栨€ц兘銆�

鎳�(y墨ng)鐢�

XC7K355T-1FBG676I 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬瑕栭牷鍜屽湒鍍忚檿鐞嗛牁(l菒ng)鍩燂紝渚嬪楂樻竻鏀濆儚闋�銆佹暩(sh霉)瀛楅’绀烘帶鍒跺櫒绛夊牬鏅�锛涘悓鏅傚湪杌熶欢鐒＄窔闆昏ō(sh猫)鍌欎腑浣滅偤鍩哄付铏曠悊鍣ㄤ娇鐢�锛屽彲鏀寔 LTE 鎴� WiMAX 妯欐簴鍗�(xi茅)璀版＇銆傛澶�锛屽湪宸ユキ(y猫)鑷嫊鍖栧競鍫�锛岄€欐 FPGA 甯哥敤浜庨亱鍕曟帶鍒跺钩鑷�銆佸伐寤犵洠(ji膩n)鎺х郴绲�(t菕ng)鍙婃鍣ㄤ汉瑕栬绯荤当(t菕ng)绛夋柟闈�銆�
銆€銆€鑸┖鑸ぉ鑸囧湅闃查牁(l菒ng)鍩熺殑瀹㈡埗涔熼伕鎿囪┎鍣ㄤ欢渚嗘(g貌u)寤鸿(w猫i)鏄熼€氫俊杓夎嵎銆侀浄閬斾俊铏熻檿鐞嗗櫒浠ュ強闆诲瓙鎴�(zh脿n)瑁濆倷鐨勬牳蹇冪祫浠�銆傜敱浜庡叾鍑鸿壊鐨勯潏娲绘€�锛孹C7K355T-1FBG676I 閭勮鐢ㄤ締闁嬬櫦(f膩)鑷畾缇╄▓绠楀姞閫熷崱鎴栧姞瀵嗚波骞ｆ寲鎺樻銆�