鏅傞枔锛�2025/5/10 16:00:56
闁辫畝锛�29
XC7K160T-L2FBG676I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Kintex-7 绯诲垪 FPGA 鑺墖涓殑涓�鍊嬪瀷铏�銆傝┎绯诲垪鍣ㄤ欢灏堢偤楂樻�ц兘銆佷綆鍔熻�楀拰楂樻�у児姣旀噳鐢ㄨ�岃ō瑷�锛岄仼鍚堥�氫俊銆佷俊铏熻檿鐞嗐�佽闋昏垏鍦栧儚铏曠悊浠ュ強娓│娓噺绛夐牁鍩�銆俋C7K160T 鎻愪緵璞愬瘜鐨勯倧杓硣婧�銆佹暩瀛椾俊铏熻檿鐞� (DSP) 妯″銆佸瓨鍎插櫒璩囨簮鍜岄珮閫熶覆琛屾帴鍙ｏ紝浣垮叾鑳藉婊胯冻寰╅洔绯荤当(t菕ng)瑷▓鐨勯渶姹�銆�
銆�銆�瑭插瀷铏熺殑灏佽鐐� FFG676锛孡2 琛ㄧず閫熷害绛夌礆锛孴 琛ㄧず鍟嗙敤婧害鑼冨湇锛�0掳C 鑷� 85掳C锛�銆�
閭忚集鍠厓锛�163360
銆�銆�DSP Slice锛�840
銆�銆�Block RAM锛�9.4Mb
銆�銆�閰嶇疆闁冨瓨锛氱劇
銆�銆�I/O 寮曡叧锛�564
銆�銆�宸ヤ綔闆诲锛�1.0V 鏍稿績闆诲
銆�銆�閫熷害绛夌礆锛歀2
銆�銆�灏佽锛欶FG676
XC7K160T-L2FBG676I 鐨勪富瑕佺壒鎬у寘鎷細
銆�銆�1. 楂樻�ц兘鏋舵锛氶噰鐢� 28nm 宸ヨ棟鎶�琛�锛屾敮鎸侀珮閬旀暩鐧� MHz 鐨勬檪閻橀牷鐜�銆�
銆�銆�2. 鍏х疆 DSP Slice锛氭瘡鍊� DSP Slice 鍖呭惈 27x18 浣嶄箻娉曞櫒鍜� 48 浣嶅姞娉�/绱姞鍣�锛岄仼鐢ㄤ簬寰╅洔鐨勬暩瀛搁亱绠�銆�
銆�銆�3. 楂橀�熶覆琛屾敹鐧�(f膩)鍣細闆嗘垚楂橀仈 6.6Gb/s 鐨� GTX 鏀剁櫦(f膩)鍣紝鏀寔澶氱ó鍗�(xi茅)璀板 PCIe銆丼ATA 鍜屽崈鍏嗕互澶恫銆�
銆�銆�4. 澶у閲� Block RAM锛氭彁渚涢珮閬� 9.4Mb 鐨勫垎甯冨紡瀛樺劜鍣ㄥ拰 Block RAM锛屾敮鎸佸京闆滅殑绠楁硶瀵︾従銆�
銆�銆�5. 鍔熻�楀劒(y艒u)鍖栵細閫氶亷鍕曟厠(t脿i)鍔熻�楃鐞嗗拰闆绘簮鍩熷垎鍗�(q奴)锛岄檷浣庢暣楂斿姛鑰�銆�
銆�銆�6. 鍏х疆閹栫浉鐠�(hu谩n) (PLL) 鍜屾檪閻樼鐞嗘ā濉�锛屾敮鎸侀潏娲荤殑鏅傞悩鍒嗛厤鍜屾姈鍕曟姂鍒�銆�
銆�銆�7. 鍙法绋� I/O 妯欐簴鏀寔锛氬吋瀹瑰绋帴鍙ｆ婧栵紝濡� LVCMOS銆丩VDS 鍜� HSTL銆�
XC7K160T-L2FBG676I 寤ｆ硾鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 閫氫俊鍩虹瑷柦锛氬鐒＄窔鍩虹珯銆佽矾鐢卞櫒鍜屼氦鎻涙绛夎ō鍌�銆�
銆�銆�2. 瑕栭牷鑸囧湒鍍忚檿鐞嗭細鐢ㄤ簬楂樻竻瑕栭牷绶ㄧ⒓銆佽В纰煎拰瀵︽檪鍦栧儚鍒嗘瀽銆�
銆�銆�3. 宸ユキ(y猫)鑷嫊鍖栵細鏀寔閬嬪嫊鎺у埗銆佸伐妤�(y猫)浠ュお缍插崝(xi茅)璀板拰鍌虫劅鍣ㄦ帴鍙�銆�
銆�銆�4. 閱�(y墨)鐧傝ō鍌欙細渚嬪瓒呰伈娉㈡垚鍍忕郴绲�(t菕ng)銆丆T 鎺冩弿鍎�绛夊皪瑷堢畻鑳藉姏瑕佹眰杓冮珮鐨勯啱(y墨)鐧傛噳鐢�銆�
銆�銆�5. 娓│鑸囨脯閲忥細閬╃敤浜庨珮鎬ц兘鏁告摎閲囬泦绯荤当(t菕ng)銆佺ず娉㈠櫒鍜屽叾浠栨脯瑭﹀剙鍣�銆�
銆�銆�6. 宓屽叆寮忚瑕虹郴绲�(t菕ng)锛氭敮鎸佹鍣ㄨ瑕哄拰鐩璀樺垾鎳夌敤銆�
銆�銆�7. 鏁告摎涓績鍔犻�燂細鍙敤浜庣恫绲″姛鑳借櫅鎿寲 (NFV) 鍜屽姞瀵嗗姞閫熷崱銆�
XC7K160T-1FBG676C
銆�銆�XC7K160T-2FBG676C
銆�銆�XC7K160T-3FBG676C
