鍨嬭櫉(h脿o)锛歑C7A50T-1
銆�銆�绯诲垪锛欰rtix-7
銆�銆�灏佽�濓細CSG324
銆�銆�閫熷害绛夌礆(j铆)锛�-1
銆�銆�閭忚集鍠�鍏冩��(sh霉)锛�50K
銆�銆�閰嶇疆闁冨瓨锛氱劇(w煤)鍏�(n猫i)缃�
銆�銆�I/O 鏁�(sh霉)閲忥細324
銆�銆�鏈�澶у伐浣滄韩搴﹁寖鍦嶏細-40掳C 鑷� +100掳C
銆�銆�渚涢浕闆诲�擄��1.0V 鏍稿績锛�1.8V I/O

XC7A50T-1CSG324C 鎻愪緵浜嗚睈瀵岀殑纭�浠惰硣婧�锛屽寘鎷�鍙�绶ㄧ▼閭忚集濉�銆佸垎甯冨紡 RAM銆丅lock RAM 鍜� DSP Slice銆傚畠閭勬敮鎸侀珮閫熶覆琛屾敹鐧�(f膩)鍣ㄥ姛鑳�锛屾渶楂樺彲閬�(d谩) 6.5Gbps銆�
銆�銆�瑭茶姱鐗囧叿鍌欓潏娲荤殑鏅�(sh铆)閻樼�＄悊宸ュ叿锛圕lock Management Tile, CMT锛�锛岀敤浜庣浉浣嶉帠瀹氬拰闋荤巼鍚堟垚銆傚悓鏅�(sh铆)锛屽畠鏀�鎸佸�氱ó閰嶇疆妯″紡锛屼緥濡傚緸澶栭儴 SPI Flash 鍟熷嫊(d貌ng)鎴栭�氶亷(gu貌) JTAG 鎺ュ彛閫�(j矛n)琛岃��(di脿o)瑭�銆�
銆�銆�鍦ㄤ綆鍔熻�楀劒(y艒u)鍖栨柟闈�锛孉rtix-7 绯诲垪寮曞叆浜嗛浕婧愰杸鎺ф妧琛�(sh霉)锛圥ower Gating锛夊拰鍕�(d貌ng)鎱�(t脿i)闆诲�撹��(di脿o)绡�(ji茅)锛圖ynamic Voltage Scaling锛夛紝寰炶�屽��(sh铆)鐝�(xi脿n)鏇翠綆鐨勯潨鎱�(t脿i)鍔熻�楀拰鍕�(d貌ng)鎱�(t脿i)鍔熻��銆�
銆�銆�姝ゅ��锛孹C7A50T 閭勫吋瀹� Vivado 瑷�(sh猫)瑷�(j矛)濂椾欢锛屾彁渚涢珮鏁堢殑闁嬬櫦(f膩)鐠�(hu谩n)澧冧互绺�鐭�闋�(xi脿ng)鐩�鍛ㄦ��銆�

XC7A50T-1CSG324C 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬闇�瑕侀珮鎬ц兘瑷�(j矛)绠楀拰瀵�(sh铆)鏅�(sh铆)鏁�(sh霉)鎿�(j霉)铏曠悊鐨勯牁(l菒ng)鍩�锛屼緥濡傦細
銆�銆�1. 閫氫俊鍩虹��(ch菙)瑷�(sh猫)鏂� - 鍖呮嫭鐒�(w煤)绶氬熀绔�銆佸洖鍌宠ō(sh猫)鍌欑瓑銆�
銆�銆�2. 瑕栭牷鑸囧湒鍍忚檿鐞� - 鏀�鎸侀珮娓呰�栭牷绶ㄨВ纰煎強瑕栬�哄垎鏋�銆�
銆�銆�3. 宸ユキ(y猫)鎺у埗 - 瀵�(sh铆)鐝�(xi脿n)寰�(f霉)闆滅殑閬�(y霉n)鍕�(d貌ng)鎺у埗绠楁硶鍜屽偝鎰熷櫒鎺ュ彛銆�
銆�銆�4. 閱�(y墨)鐧傚剙鍣� - 濡傝秴鑱叉尝瑷�(sh猫)鍌欎腑鐨勪俊铏�(h脿o)铏曠悊閮ㄥ垎銆�
銆�銆�5. 娓�(c猫)瑭︽脯(c猫)閲� - 楂橀�熸暩(sh霉)鎿�(j霉)閲囬泦绯荤当(t菕ng)鐨勬牳蹇冪祫浠�銆�
銆�銆�鐢变簬鍏剁穵婀婄殑灏佽�濆昂瀵�锛岃┎鑺�鐗囦篃鐗瑰垾閬╁悎浜庝究鏀滃紡鍜岀┖闁撳彈闄愮殑鐢�(ch菐n)鍝佽ō(sh猫)瑷�(j矛)銆�

XC7A50T-2CSG324C
銆�銆�XC7A50T-3CSG324C