鍣ㄤ欢绯诲垪锛欰rtix-7
銆�銆�鍨嬭櫉(h脿o)锛歑C7A50T
銆�銆�灏佽�濋�炲瀷锛欳SP锛�1CP236I锛�
銆�銆�閭忚集鍠�鍏冩��(sh霉)锛�50K
銆�銆�閰嶇疆妯″紡锛歋electIO 鍜� JTAG
銆�銆�I/O 鏁�(sh霉)閲忥細344
銆�銆�瀛樺劜(ch菙)鍣ㄨ硣婧愶細绱� 1.5Mb Block RAM
銆�銆�DSP Slice 鏁�(sh霉)閲忥細90
銆�銆�宸ヤ綔婧�搴﹁寖鍦嶏��-40掳C 鑷� +100掳C
銆�銆�闈滄厠(t脿i)鍔熻�楋細鍏稿瀷鍊� < 1W

XC7A50T-1CP236I 鎻愪緵浜嗚睈瀵岀殑鐗规�т互婊胯冻澶氭ǎ鍖栫殑闇�姹傦細
銆�銆�1. 楂樻晥鐨勬灦妲�(g貌u)瑷�(sh猫)瑷�(j矛)锛屾敮鎸侀珮閬�(d谩) 638 Mbps 鐨勬敹鐧�(f膩)鍣ㄩ�熺巼锛岀⒑淇濇暩(sh霉)鎿�(j霉)鍌宠几?sh霉)姣嶅挌鍌╂荡?br>銆�銆�2. 鍏�(n猫i)缃�浜嗗ぇ閲忓彲绶ㄧ▼閭忚集鍠�鍏�銆丅lock RAM 鍜� DSP Slice锛岃兘澶犻潏娲诲湴瀵�(sh铆)鐝�(xi脿n)寰�(f霉)闆滅殑鏁�(sh霉)瀛椾俊铏�(h脿o)铏曠悊浠诲嫏(w霉)銆�
銆�銆�3. 鏀�鎸佸�氱ó涓绘祦鎺ュ彛鍗�(xi茅)璀�锛屽�� PCIe銆佸崈鍏嗕互澶�缍�(w菐ng)绛�锛屼究浜庣郴绲�(t菕ng)闆嗘垚銆�
銆�銆�4. 閲囩敤鍏堥��(j矛n)鐨� 28nm 宸ヨ棟鍒剁▼锛屾湁鏁堥檷浣庝簡鍔熻�楀苟鎻愬崌浜嗘�ц兘銆�
銆�銆�5. 鎻愪緵寮�(qi谩ng)澶х殑鏅�(sh铆)閻樼�＄悊宸ュ叿锛圕lock Management Tile锛孋MT锛�锛屾敮鎸� PLL 鍜� MMCM 妯″��锛屾柟渚块��(j矛n)琛岄牷鐜囧悎鎴愬拰鏅�(sh铆)閻樺垎闋绘搷浣�銆�
銆�銆�6. 閰嶅倷浜嗗畬鏁寸殑闁�(k膩i)鐧�(f膩)鐠�(hu谩n)澧� Vivado Design Suite锛屽公鍔╁伐绋嬪斧蹇�閫熷畬鎴愯ō(sh猫)瑷�(j矛)鍜岄��(y脿n)璀夋祦绋�銆�

瑭茶姱鐗囬仼鐢ㄤ簬寤ｆ硾鐨勯牁(l菒ng)鍩燂細
銆�銆�1. 鏁�(sh霉)鎿�(j霉)閫氫俊鍜岀恫(w菐ng)绲�(lu貌)瑷�(sh猫)鍌�锛屼緥濡備氦鎻涙��(j墨)銆佽矾鐢卞櫒绛�銆�
銆�銆�2. 閱�(y墨)鐧傚奖鍍忚ō(sh猫)鍌�锛屽寘鎷�瓒呰伈娉㈠�� CT 鎺冩弿鍎�銆�
銆�銆�3. 宸ユキ(y猫)鑷�鍕�(d貌ng)鍖栨帶鍒剁郴绲�(t菕ng)锛屽�� PLC 鍜岄亱(y霉n)鍕�(d貌ng)鎺у埗鍣�銆�
銆�銆�4. 瑕栭牷鍜屽湒鍍忚檿鐞嗙浉闂�(gu膩n)鐨勭敘(ch菐n)鍝�锛屾瘮濡傝�栭牷绶ㄧ⒓瑙ｇ⒓鍣ㄣ��
銆�銆�5. 宓屽叆寮忚▓(j矛)绠楀钩鑷�(t谩i)锛屾彁渚涢潏娲荤殑纭�浠跺姞閫熷姛鑳姐��
銆�銆�6. 娓�(c猫)瑭﹁垏娓�(c猫)閲�?j墨)x鍣�锛屽寘鎷�绀烘尝鍣ㄥ拰淇¤��(h脿o)鐧�(f膩)鐢熷櫒銆�

XC7A50T-1CSG324C, XC7A50T-1FTG256I, XC7A50T-1FGG484I