XC7A35T-1FGG484I4792 鏅傞枔锛�2025/3/26 8:41:22 闁辫畝锛�54

XC7A35T-1FGG484I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Artix-7 绯诲垪 FPGA 鑺墖涓殑涓€鍊嬪瀷铏�銆侫rtix-7 绯诲垪鏄熀浜� 28nm 宸ヨ棟鍒堕€犵殑楂樻€ц兘 FPGA锛屽皥鐐轰綆鍔熻€楀拰楂樻€у児姣旀噳(y墨ng)鐢ㄨō(sh猫)瑷堛€�
銆€銆€瑭茬郴鍒楄姱鐗囬仼鐢ㄤ簬閫氫俊銆佸唬鎾€佸伐妤�(y猫)鎺у埗銆佽埅绌鸿埅澶╃瓑闋�(l菒ng)鍩熺殑寰�(f霉)闆滄暩(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�(w霉)銆俋C7A35T 鎻愪緵璞愬瘜鐨勯倧杓硣婧愬拰楂橀€熶覆琛屾帴鍙�锛屾敮鎸佸绋厤缃ā寮忓拰闈堟椿鐨勬檪閻樼鐞嗛伕闋�銆�

鍙冩暩(sh霉)

鍨嬭櫉锛歑C7A35T-1FGG484I
銆€銆€灏佽锛欶GG484
銆€銆€鏍稿績鏁�(sh霉)閲忥細鍠牳
銆€銆€閭忚集鍠厓鏁�(sh霉)锛�35K
銆€銆€RAM 瀹归噺锛�1.4Mb
銆€銆€DSP Slice 鏁�(sh霉)閲忥細90
銆€銆€I/O 寮曡叧鏁�(sh霉)锛�346
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆€銆€宸ヨ棟鍒剁▼锛�28nm
銆€銆€渚涢浕闆诲锛�1.0V 鏍稿績闆诲 / 1.8V I/O 闆诲

鐗规€�

XC7A35T-1FGG484I 鎿佹湁浠ヤ笅涓昏鐗规€э細
銆€銆€1. 楂樻€ц兘鑸囦綆鍔熻€楋細鍩轰簬 28nm 鎶€琛�(sh霉)锛屾彁渚涘崜瓒婄殑鎬ц兘鍚屾檪鍎�(y艒u)鍖栧姛鑰�銆�
銆€銆€2. 闈堟椿鐨勬灦妲�(g貌u)锛氭敮鎸佸閬�(d谩) 35K 鍊嬮倧杓柈鍏�锛屾豢瓒冲京(f霉)闆滅殑鏁�(sh霉)瀛楅浕璺ō(sh猫)瑷堥渶姹�銆�
銆€銆€3. 鍏�(n猫i)缃� DSP 鍔熻兘锛氭彁渚� 90 鍊� DSP Slice锛岄仼鐢ㄤ簬楂樻晥鏁�(sh霉)瀛�(xu茅)閬嬬畻鍜屼俊铏熻檿鐞�銆�
銆€銆€4. 澶氭ǎ鍖栫殑鎺ュ彛鏀寔锛氬寘鎷� PCIe銆丟igabit Transceivers 鍜屽崈鍏嗕互澶恫(w菐ng) MAC 绛夊绋€氫俊鍗�(xi茅)璀般€�
銆€銆€5. 鍙潬鎬ч珮锛氬叿鍌欏挤澶х殑閷妾㈡脯鍜岀尘姝ｅ姛鑳斤紙ECC锛�锛岄仼鍚堝皪鍙潬鎬ц姹傝純楂樼殑鎳�(y墨ng)鐢ㄥ牬鏅�銆�
銆€銆€6. 鏄撲簬闁嬬櫦(f膩)锛氭敮鎸� Vivado Design Suite 闁嬬櫦(f膩)宸ュ叿锛屾柟渚跨敤鎴堕€�(j矛n)琛屽揩閫熷師鍨嬭ō(sh猫)瑷堝拰椹楄瓑銆�

鎳�(y墨ng)鐢�

瑭茶姱鐗囧唬娉涙噳(y墨ng)鐢ㄤ簬澶氬€嬮牁(l菒ng)鍩燂細
銆€銆€1. 宓屽叆寮忚瑕虹郴绲�(t菕ng)锛氬宸ユキ(y猫)鐩告銆侀啱(y墨)鐧傛垚鍍忚ō(sh猫)鍌�銆�
銆€銆€2. 閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂斤細渚嬪灏忓瀷鍩虹珯銆佺劇绶氭帴鍏ラ粸銆�
銆€銆€3. 鏁�(sh霉)鎿�(j霉)閲囬泦鑸囪檿鐞嗭細鍖呮嫭娓│娓噺鍎€鍣�銆佹暩(sh霉)鎿�(j霉)瑷橀寗鍣�銆�
銆€銆€4. 娑堣不椤為浕瀛愮敘(ch菐n)鍝侊細濡傞珮绔’绀烘帶鍒跺櫒銆佹父鎴叉銆�
銆€銆€5. 宸ユキ(y猫)鑷嫊鍖栵細PLC 鎺у埗鍣�銆侀亱鍕曟帶鍒跺崱銆�
銆€銆€6. 鑸┖鑸ぉ鑸囧湅闃诧細闆烽仈(d谩)绯荤当(t菕ng)銆佽(w猫i)鏄熼€氫俊妯″銆�