鏅傞枔锛�2025/5/7 14:29:50
闁辫畝锛�22
XC7A20SL-1CSG325C 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Artix-7 绯诲垪 FPGA 鑺墖涓殑涓�鍊嬪瀷铏燂紝瑭茬郴鍒楄姱鐗囦富瑕侀潰鍚戜綆鍔熻�楀拰楂樻�ц兘鐨勬噳(y墨ng)鐢ㄥ牬鏅�銆侫rtix-7 閲囩敤浜� 28nm 鍒剁▼宸ヨ棟锛屽叿鍌欓珮瀵嗗害閭忚集鍠厓銆佽睈瀵岀殑 DSP 妯″浠ュ強闈堟椿鐨� I/OA20SL 鏄� Artix-7 绯诲垪涓純灏忚(gu墨)妯＄殑鍣ㄤ欢涔嬩竴锛岄仼鍚堢敤浜庨渶瑕佽純浣庤硣婧愭秷鑰椾絾灏嶆�ц兘鏈変竴瀹氳姹傜殑鎳�(y墨ng)鐢�銆傚叾灏佽褰㈠紡鐐� CSG锛圕hip Scale Grid锛夛紝寮曡叧鏁�(sh霉)鐐� 325銆�
閭忚集鍠厓锛�20,000
銆�銆�淇¤櫉铏曠悊妯″ (DSP48E1)锛�20
銆�銆�Block RAM锛氱磩 1.1 Mb
銆�銆�閰嶇疆闁冨瓨鏀寔锛氱劇鍏�(n猫i)缃�
銆�銆�I/O 鏁�(sh霉)閲忥細鏈�澶� 206
銆�銆�宸ヤ綔婧害鑼冨湇锛氬伐妤�(y猫)绱氾紙-40掳C 鑷� +100掳C锛�
銆�銆�鍒剁▼宸ヨ棟锛�28nm
銆�銆�渚涢浕闆诲锛氭牳蹇冮浕澹� 1.0V锛孖/O 闆诲鏍规摎(j霉)鍏烽珨妯�(bi膩o)婧�(zh菙n)鍙伕 1.8V/2.5V/3.3V
1. XC7A20SL 鎻愪緵浜嗛珮搴﹀彲绶ㄧ▼鐨勯倧杓硣婧�锛岃兘澶�?q奴)宕縁(xi脿n)寰�(f霉)闆滅殑鏁�(sh霉)瀛楅浕璺ō(sh猫)瑷堛��
銆�銆�2. 鍏�(n猫i)缃� DSP48E1 妯″锛屽彲浠ラ珮鏁堝湴閫茶鏁�(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�(w霉)锛屼緥濡傛烤娉㈠櫒瑷�(sh猫)瑷堝拰蹇�熷倕閲岃憠璁婃彌 (FFT)銆�
銆�銆�3. 鏀寔澶氱ó涓茶鎺ュ彛鍗�(xi茅)璀�锛屽寘鎷� PCIe銆丟bE 鍜� Aurora 绛夐珮閫熼�氫俊妯�(bi膩o)婧�(zh菙n)銆�
銆�銆�4. 閲囩敤 CSG325 灏佽锛岄仼鍚堢┖闁撳彈闄愮殑鎳�(y墨ng)鐢ㄧ挵(hu谩n)澧�銆�
銆�銆�5. 閰嶅倷浜嗛潏娲荤殑鏅傞悩绠＄悊宸ュ叿 (Clock Management Tile)锛屾敮鎸� PLL 鍜� MMCM 鍔熻兘锛屾豢瓒充笉鍚岄牷鐜囬渶姹�銆�
銆�銆�6. 鍙�氶亷澶栭儴闈炴槗澶辨�у瓨鍎插櫒锛堝 SPI Flash锛夐�茶閰嶇疆鍔犺級銆�
XC7A20SL-1CSG325C 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬宓屽叆寮忕郴绲�(t菕ng)闁嬬櫦(f膩)銆佸伐妤�(y猫)鑷嫊鍖栨帶鍒躲�侀啱(y墨)鐧傝ō(sh猫)鍌�銆侀�氫俊鍩虹(ch菙)瑷�(sh猫)鏂�銆佽闋昏檿鐞嗕互鍙婃脯瑭︽脯閲忕瓑闋�(l菒ng)鍩�銆�
銆�銆�鍏稿瀷鎳�(y墨ng)鐢ㄥ寘鎷細
銆�銆�- 宓屽叆寮忓湒鍍忚檿鐞�
銆�銆�- 鏁�(sh霉)鎿�(j霉)閲囬泦鑸囪綁(zhu菐n)鎻�
銆�銆�- 宸ユキ(y猫)缍�(w菐ng)绲�(lu貌)绡�(ji茅)榛�
銆�銆�- 閱�(y墨)鐧傛垚鍍忓墠绔�
銆�銆�- 灏忓瀷鍖栭�氫俊绲傜
XC7A35T-1CSG324C
銆�銆�XC7A50T-1CSG324C
銆�銆�XC7A15T-1FTG256C
IC鍨嬭櫉绱㈠紩锛� A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9
©2025 缍韩闆诲瓙甯傚牬缍�(w菐ng)锛坵ww.dzsc.com锛夈��缍�(j墨ng)鐕熻ū鍙瓑绶ㄨ櫉锛�娴橞2-20050339 鐗堟瑠(qu谩n)鑱叉槑
鍗佸叚骞村皥娉ㄦ墦閫犲劒(y艒u)璩�(zh矛)闆诲瓙鍏冨櫒浠堕噰璩肩恫(w菐ng)銆両C浜ゆ槗骞宠嚭銆�
璨峰鏈嶅嫏(w霉)鐔辩窔锛�0571-85317666 | 璨峰鏈嶅嫏(w霉)閮≦Q锛�
璩ｅ鏈嶅嫏(w霉)鐔辩窔锛�0571-85317586 | 璩ｅ鏈嶅嫏(w霉)閮≦Q锛�
