鏅傞枔锛�2025/5/7 14:32:55
闁辫畝锛�42
XC7A200T-2FFG1156I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Artix-7 绯诲垪 FPGA 鑺墖锛屽爆浜庨珮鎬ц兘銆佷綆鍔熻�楃殑 28nm 宸ヨ棟鐢�(ch菐n)鍝�銆傝┎鑺墖閬╃敤浜庨�氫俊銆侀啱(y墨)鐧�銆佸伐妤�(y猫)鑷嫊鍖栧拰杌嶄簨绛夐牁鍩�锛屾彁渚涗簡璞愬瘜鐨勯倧杓硣婧�銆侀珮閫熶覆琛屾敹鐧�(f膩)鍣ㄤ互鍙婇潏娲荤殑 I/O 閰嶇疆锛屼娇鍏惰兘澶犳豢瓒冲绋京闆滄噳鐢ㄩ渶姹�銆�
銆�銆�Artix-7 绯诲垪浠ュ叾楂樻�у児姣斿拰浣庡姛鑰楄憲绋憋紝鐗瑰垾閬╁悎灏嶆垚鏈晱鎰熶絾鎬ц兘瑕佹眰杓冮珮鐨勬噳鐢ㄥ牬鏅�銆�
鍨嬭櫉锛歑C7A200T-2FFG1156I
銆�銆�宸ヨ棟锛�28nm
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細208,000
銆�銆�DSP Slice 鏁�(sh霉)閲忥細460
銆�銆�Block RAM 瀹归噺锛�3,795kb
銆�銆�閰嶇疆 Flash锛氱劇鍏�(n猫i)缃�
銆�銆�I/O 鏁�(sh霉)閲忥細532
銆�銆�灏佽褰㈠紡锛欶FG1156
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆�銆�鏍稿績闆诲锛�1.0V
銆�銆�I/O 闆诲锛�1.8V / 2.5V / 3.3V
銆�銆�鏅傞悩绠＄悊璩囨簮锛�4 鍊� PLL 鍜� 1 鍊� MMCM
銆�銆�楂橀�熸敹鐧�(f膩)鍣ㄦ暩(sh霉)閲忥細24
銆�銆�鏀剁櫦(f膩)鍣ㄩ�熺巼鑼冨湇锛�600Mbps 鑷� 13.1Gbps
XC7A200T-2FFG1156I 鎻愪緵浜嗗崜瓒婄殑閭忚集瀵嗗害鍜屾�ц兘琛ㄧ従(xi脿n)锛屽悓鏅傚叿鍌欒純浣庣殑闈滄厠(t脿i)鍔熻�楋紝闈炲父閬╁悎闆绘睜渚涢浕瑷倷鎴�?q奴)喂顤勫祳琚婃爮瑜氼�﹁煯鑶遍紞鍟�?br>銆�銆�瑭插櫒浠跺収(n猫i)閮ㄩ泦鎴愪簡澶ч噺 DSP Slice锛屽彲鐢ㄤ簬鍔犻�熸暩(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�锛屽婵炬尝銆丗FT 鍜岀煩闄ｉ亱绠楃瓑銆�
銆�銆�鍏� 24 鍊嬮珮閫熸敹鐧�(f膩)鍣ㄦ敮鎸佸绋崝(xi茅)璀�锛屽寘鎷� PCIe銆丼ATA 鍜� Aurora 绛�锛屽緸鑰屽鐝�(xi脿n)浜嗗挤澶х殑鏁�(sh霉)鎿�(j霉)鍌宠几鑳藉姏銆�
銆�銆�閫氶亷 Vivado Design Suite 鎴� ISE Design Suite 绛夐枊鐧�(f膩)宸ュ叿锛岀敤鎴跺彲浠ヨ紩鏉鹃�茶瑷▓杓稿叆銆佺稖鍚堛�佸竷灞�甯冪窔鍙婁豢鐪熼璀�銆�
銆�銆�姝ゅ锛岃┎鍣ㄤ欢鏀寔鍕曟厠(t脿i)鍙噸閰嶇疆鎶�琛擄紙Partial Reconfiguration锛�锛屽厑瑷卞湪閬嬭閬庣▼涓洿鏂伴儴鍒嗗姛鑳芥ā濉婅�屼笉褰遍熆鍏朵粬鍗�(q奴)鍩熺殑姝ｅ父鎿嶄綔銆�
XC7A200T-2FFG1156I 寤ｆ硾鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 閫氫俊鍩虹瑷柦锛屼緥濡傚皬鍨嬪熀绔�銆佸井娉㈠洖鍌崇郴绲�(t菕ng)鍜岀恫(w菐ng)绲″姞閫熷崱銆�
銆�銆�2. 閱�(y墨)鐧傛垚鍍忚ō鍌欙紝濡傝秴鑱叉尝姗熷拰 CT 鎺冩弿鍎�涓殑鍦栧儚铏曠悊鍠厓銆�
銆�銆�3. 宸ユキ(y猫)鑷嫊鍖栨帶鍒�锛屽寘鎷亱鍕曟帶鍒跺櫒銆佹鍣ㄨ瑕鸿檿鐞嗗櫒鍜屾鍣ㄤ汉鍗�(xi茅)瑾�(di脿o)鍣�銆�
銆�銆�4. 杌嶄簨鑸囪埅澶╅牁鍩燂紝渚嬪闆烽仈淇¤櫉铏曠悊銆佽(w猫i)鏄熼�氫俊閺堣矾鍜屽皫鑸郴绲�(t菕ng)銆�
銆�銆�5. 瑕栭牷寤ｆ挱瑷倷锛岀敤浜庡鏅傝闋荤法纰笺�佽В纰煎拰鍦栧儚澧炲挤銆�
銆�銆�6. 鏁�(sh霉)鎿�(j霉)涓績鎳夌敤锛屽鏈嶅嫏鍣ㄥ嵏杓夊崱鍜岀恫(w菐ng)绲″畨鍏ㄥ姞閫熸澘鍗�銆�
XC7A200T-1FFG1156I
銆�銆�XC7A200T-3FFG1156I
