鏅傞枔锛�2025/5/13 11:31:21
闁辫畝锛�20
XC7A100T-1FGG676C 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Artix-7 绯诲垪 FPGA 鑺墖涓殑涓�鍊嬪瀷铏�銆侫rtix-7 绯诲垪灞簬 Xilinx 鐨� 7 绯诲垪 FPGA锛岄噰鐢� 28nm 宸ヨ棟鍒堕��锛屽皥鐐轰綆鍔熻�楀拰楂樻�ц兘鎳夌敤瑷▓銆傝┎绯诲垪 FPGA 闈炲父閬╁悎鐢ㄤ簬閫氫俊銆佽埅绌鸿埅澶�銆佸伐妤�(y猫)鑷嫊鍖�銆侀啱(y墨)鐧傛垚鍍忓拰寤ｆ挱瑕栭牷绛夐牁鍩熴��
銆�銆�Artix-7 绯诲垪鍦ㄩ倧杓瘑搴�銆佷俊铏熻檿鐞嗚兘鍔涘拰绯荤当(t菕ng)闆嗘垚鏂归潰琛ㄧ従(xi脿n)鍎�(y艒u)鐣帮紝鍚屾檪鎻愪緵璞愬瘜鐨勫瑷帴鍙ｆ敮鎸佸拰闈堟椿鐨勯厤缃伕闋�锛岃兘澶犳豢瓒冲绋京闆滄噳鐢ㄥ牬鏅殑闇�姹�銆�
鍨嬭櫉锛歑C7A100T-1FGG676C
銆�銆�灏佽锛欶GG676
銆�銆�宸ヨ棟锛�28nm
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細绱� 100K
銆�銆�RAM 瀹归噺锛氱磩 2.3Mb
銆�銆�DSP Slice 鏁�(sh霉)閲忥細240
銆�銆�I/O 寮曡叧鏁�(sh霉)锛氭渶澶� 456
銆�銆�鏅傞悩绠＄悊璩囨簮锛氬鍊� PLL 鍜� MMCM
銆�銆�闆绘簮闆诲锛�0.9V 鏍稿績闆诲 / 1.0V I/O 闆诲
銆�銆�宸ヤ綔婧害鑼冨湇锛氬晢妤�(y猫)绱氾紙0掳C 鑷� +85掳C锛�
銆�銆�閫熷害绛夌礆锛�-1
XC7A100T-1FGG676C 鎻愪緵寮峰ぇ鐨勯倧杓檿鐞嗚兘鍔�锛屽寘鍚ぇ绱� 100K 鍊嬮倧杓柈鍏�锛岄仼鐢ㄤ簬涓瓑寰╅洔搴︾殑瑷▓浠诲嫏銆�
銆�銆�瑭茶姱鐗囬厤鍌欎簡 240 鍊� DSP Slice锛屼娇寰楀叾鍦ㄦ暩(sh霉)瀛椾俊铏熻檿鐞嗛牁鍩熻〃鐝�(xi脿n)灏ょ偤绐佸嚭锛屼緥濡傛烤娉㈠櫒瀵︾従(xi脿n)銆丗FT 瑷堢畻浠ュ強鍦栧儚铏曠悊绛�銆�
銆�銆�鍏�(n猫i)閮ㄩ泦鎴愪簡绱� 2.3Mb 鐨勫 RAM 鍜屽垎甯冨紡 RAM锛岀偤鏁�(sh霉)鎿�(j霉)绶╁瓨鍜屽瓨鍎叉彁渚涗簡鍏呰冻鐨勭┖闁撱��
銆�銆�閫氶亷澶氬�� PLL 鍜� MMCM锛圡ixed Mode Clock Manager锛�锛岀敤鎴跺彲浠ラ潏娲诲湴鐢熸垚鎵�闇�鐨勬檪閻橀牷鐜�锛屽苟閫茶绮剧⒑鐨勬檪閻樼鐞嗗拰鐩镐綅瑾�(di脿o)鏁淬��
銆�銆�鏀寔澶氱ó涓茶鍜屽苟琛屾帴鍙ｆ婧�锛屽 PCIe銆丏DR3銆丩VDS 绛�锛屼究浜庤垏鍏朵粬纭欢妯″鐒＄斧閫ｆ帴銆�
銆�銆�浣庡姛鑰楁灦妲嬬祼鍚堝嫊鎱�(t脿i)鍔熻�楀劒(y艒u)鍖栨妧琛�锛岀⒑淇濆湪閬嬭鏅傝兘鏁堟瘮楂�锛岄潪甯搁仼鍚堝皪鍔熻�楁晱鎰熺殑鎳夌敤鍫存櫙銆�
XC7A100T-1FGG676C 寤ｆ硾鎳夌敤浜庨�氫俊瑷倷锛屽寘鎷劇绶氬熀绔欍�佽矾鐢卞櫒鍜屼氦鎻涙涓殑鏁�(sh霉)鎿�(j霉)鍖呰檿鐞嗗拰鍗�(xi茅)璀拌綁(zhu菐n)鎻�銆�
銆�銆�鍦ㄥ伐妤�(y猫)鑷嫊鍖栭牁鍩�锛屽畠琚敤浣滃鏅傛帶鍒跺拰鏁�(sh霉)鎿�(j霉)閲囬泦鐨勬牳蹇冭檿鐞嗗櫒銆�
銆�銆�姝ゅ锛屽湪閱�(y墨)鐧傛垚鍍忚ō鍌欎腑锛屼緥濡傝秴鑱叉尝鍜� CT 鎺冩弿鍎�锛岃┎ FPGA 鍙互鍩�(zh铆)琛屽京闆滅殑鍦栧儚閲嶅缓绠楁硶銆�
銆�銆�寤ｆ挱瑕栭牷琛屾キ(y猫)涔熷埄鐢ㄦ鑺墖閫茶瑕栭牷绶ㄧ⒓瑙ｇ⒓銆佹牸寮忚綁(zhu菐n)鎻涘拰鐗规晥鐢熸垚銆�
銆�銆�閭勫彲浠ヤ綔鐐哄師鍨嬮璀夊钩鑷虹殑鏍稿績鍣ㄤ欢锛岀敤浜� ASIC 瑷▓鍓嶇殑鍔熻兘娓│鍜岄璀�銆�
XC7A100T-2FGG676C
銆�銆�XC7A100T-3FGG676C
