XC6VSX475T-2FFG1156C 鏅傞枔锛�2025/5/23 21:57:17 闁辫畝锛�19

XC6VSX475T-2FFG1156C 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-6 绯诲垪楂樼 FPGA 鑺墖锛屽爆浜庨珮鎬ц兘銆侀珮瀵嗗害鐨� SX 绯诲垪銆傝┎绯诲垪 FPGA 涓昏閲濆皪闇€瑕佸京(f霉)闆滈倧杓拰楂樻暩(sh霉)鎿�(j霉)鍚炲悙閲忕殑鎳�(y墨ng)鐢ㄥ牬鏅ō(sh猫)瑷�銆傝姱鐗囬噰鐢� 40nm 鍒堕€犲伐钘濓紝鍏峰倷璞愬瘜鐨� DSP Slice銆丅lock RAM 鍜岄珮閫熶覆琛屾敹鐧�(f膩)鍣ㄨ硣婧愩€�
銆€銆€瑭插瀷铏熸敮鎸佸绋祵鍏ュ紡铏曠悊鍔熻兘锛屽苟涓斿叿鏈夊挤(qi谩ng)澶х殑鍙法绋嬭兘鍔�锛岃兘澶犳豢瓒抽€氫俊銆佽埅绌鸿埅澶�銆侀啱(y墨)鐧傛垚鍍�銆佽闋昏檿鐞嗙瓑闋�(l菒ng)鍩熺殑鍤�(y谩n)鏍艰姹傘€�

鍙冩暩(sh霉)

鍣ㄤ欢椤炲瀷锛欶PGA
銆€銆€绯诲垪锛歏irtex-6 SX
銆€銆€灏佽锛欶FG1156
銆€銆€閫熷害绛夌礆锛�-2
銆€銆€閰嶇疆闁冨瓨锛氫笉鍏�(n猫i)缃�
銆€銆€閭忚集鍠厓鏁�(sh霉)锛氱磩 475K
銆€銆€鏈€澶х敤鎴� I/O 鏁�(sh霉)锛�932
銆€銆€DSP Slice 鏁�(sh霉)閲忥細2380
銆€銆€Block RAM 瀹归噺锛氱磩 28.8MB
銆€銆€涓茶鏀剁櫦(f膩)鍣ㄩ€熺巼锛氭渶楂� 11.18Gbps
銆€銆€宸ヤ綔婧害鑼冨湇锛氬伐妤�(y猫)绱氾紙-40掳C 鑷� +100掳C锛�
銆€銆€闆绘簮闆诲锛氭牳蹇冮浕澹� 1.0V锛孖/O 闆诲 1.8V/2.5V/3.3V

鐗规€�

XC6VSX475T-2FFG1156C 鎻愪緵浜嗘サ楂樼殑鎬ц兘鍜岄潏娲绘€�銆傚畠鍏锋湁澶ч噺鐨� DSP Slice 鍜� Block RAM锛岄仼鐢ㄤ簬寰�(f霉)闆滅殑淇¤櫉铏曠悊浠诲嫏(w霉)銆傚悓鏅�锛岃┎ FPGA 閰嶅倷澶氬€嬮珮閫熶覆琛屾敹鐧�(f膩)鍣ㄩ€氶亾锛岃兘澶�?q奴)宕縁(xi脿n)楂橀仈(d谩) 11.18Gbps 鐨勬暩(sh霉)鎿�(j霉)鍌宠几閫熺巼锛岄仼鍚堢敤浜庨珮甯跺闇€姹傜殑鎺ュ彛銆�
銆€銆€姝ゅ锛岃┎鑺墖鏀寔澶氱ó閰嶇疆妯″紡锛屽寘鎷緸 PROM 鎴栧閮ㄥ瓨鍎插櫒鍔犺級閰嶇疆鏁�(sh霉)鎿�(j霉)锛屼篃鏀寔 JTAG 绶ㄧ▼銆傝姱鐗囧収(n猫i)閮ㄩ泦鎴愪簡璞愬瘜鐨勬檪閻樼鐞嗗柈鍏冿紝鍙互鐢熸垚绮剧⒑鐨勬檪閻樹俊铏熶互婊胯冻涓嶅悓妯″鐨勯渶姹�銆�
銆€銆€Virtex-6 绯诲垪閭勬彁渚涗簡楂樼礆鍔熻€楃鐞嗗姛鑳�锛屽厑瑷辩敤鎴堕€氶亷鍕曟厠(t脿i)瑾�(di脿o)鏁村伐浣滈浕澹撳拰闋荤巼渚嗗劒(y艒u)鍖栫郴绲�(t菕ng)鐨勮兘鏁堣〃鐝�(xi脿n)銆傝┎鑺墖鍏煎澶氱ó妯�(bi膩o)婧�(zh菙n)鎺ュ彛鍗�(xi茅)璀�锛屽 PCIe銆丼ATA 鍜屽崈鍏嗕互澶恫(w菐ng)绛�锛岄€�(j矛n)涓€姝ュ寮�(qi谩ng)浜嗗叾鎳�(y墨ng)鐢ㄨ寖鍦�銆�
銆€銆€鍦ㄩ枊鐧�(f膩)鏀寔鏂归潰锛孹ilinx 鎻愪緵浜嗗叏闈㈢殑瑷�(sh猫)瑷堝伐鍏烽張锛屽寘鎷� ISE Design Suite 鍜� Vivado锛屽公鍔╁伐绋嬪斧蹇€熷畬鎴愬緸 RTL 瑷�(sh猫)瑷堝埌纭欢椹楄瓑鐨勬暣鍊嬫祦绋嬨€�

鎳�(y墨ng)鐢�

瑭� FPGA 鍨嬭櫉寤ｆ硾鎳�(y墨ng)鐢ㄤ簬楂樻€ц兘瑷堢畻銆侀€氫俊鍩虹(ch菙)瑷�(sh猫)鏂斤紙濡傚熀绔欙級銆佹暩(sh霉)鎿�(j霉)涓績鍔犻€熷崱銆佸湒鍍忚檿鐞嗙郴绲�(t菕ng)銆佹脯瑭﹁垏娓噺瑷�(sh猫)鍌欎互鍙婅埅绌鸿埅澶╅牁(l菒ng)鍩熶腑鐨勯棞(gu膩n)閸典换鍕�(w霉)鎺у埗鍠厓銆傜敱浜庡叾鍑鸿壊鐨勬€ц兘鍜屽彲闈犳€э紝XC6VSX475T-2FFG1156C 鍦ㄩ渶瑕佸鏅傛暩(sh霉)鎿�(j霉)铏曠悊鍜屼綆寤堕伈闊挎噳(y墨ng)鐨勫牬鍚堣〃鐝�(xi脿n)鍑鸿壊銆�