XC6VLX240T-L1FF1759I 鏅傞枔锛�2025/4/30 11:03:25 闁辫畝锛�30

XC6VLX240T-L1FF1759I鏄疿ilinx鍏徃鎺ㄥ嚭鐨刅irtex-6绯诲垪FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪锛夎姱鐗�銆傝┎绯诲垪鍣ㄤ欢鍩轰簬40nm宸ヨ棟鍒堕€狅紝鎻愪緵楂樻€ц兘閭忚集鍠厓銆佸祵鍏ュ紡瀛樺劜鍣ㄦā濉�銆佹暩(sh霉)瀛椾俊铏熻檿鐞嗭紙DSP锛夊姛鑳戒互鍙婇珮閫熶覆琛屾敹鐧�(f膩)鍣ㄣ€傞€欐FPGA閬╃敤浜庨€氫俊銆佸伐妤�(y猫)銆侀啱(y墨)鐧�銆佽粛浜嬪拰鑸┖鑸ぉ绛夐牁(l菒ng)鍩熺殑寰�(f霉)闆滆ō(sh猫)瑷堥渶姹�銆�
銆€銆€XC6VLX240T-L1FF1759I涓殑鍏烽珨鍚京濡備笅锛歑C琛ㄧずXilinx鍏徃锛�6琛ㄧず绗叚浠irtex绯诲垪锛孷LX240浠ｈ〃鍏烽珨鐨勫瀷铏熷強閭忚集瀹归噺锛孴琛ㄧず鍟嗙敤婧害鑼冨湇锛孡1琛ㄧず閫熷害绛夌礆锛孎(xi脿n)F1759琛ㄧずBGA灏佽褰㈠紡鍙婂紩鑵虫暩(sh霉)鐐�1759銆�

鍙冩暩(sh霉)

閭忚集鍠厓鏁�(sh霉)锛�243840
銆€銆€閰嶇疆妯″紡锛歋electMAP, Master SPI, Slave SPI, Boundary Scan
銆€銆€瀛樺劜鍣ㄨ硣婧愶細28.8Mb Block RAM
銆€銆€DSP Slice锛�960鍊婦SP48A1鍒囩墖
銆€銆€I/O Banks锛�54鍊�
銆€銆€宸ヤ綔闆诲锛氭牳蹇冮浕澹�0.9V锛岃紨鍔╅浕澹�1.8V/2.5V/3.3V
銆€銆€灏佽椤炲瀷锛欶FG1759 (1759-Ball BGA)
銆€銆€婧害鑼冨湇锛�-40掳C to +100掳C
銆€銆€鏈€澶у伐浣滈牷鐜囷細瓒呴亷500MHz锛堣鍏烽珨鎳�(y墨ng)鐢ㄨ€屽畾锛�

鐗规€�

XC6VLX240T-L1FF1759I鐨勪富瑕佺壒鎬у寘鎷細
銆€銆€1. 楂樻€ц兘閭忚集绲�(ji茅)妲�(g貌u)锛氭敮鎸佸ぇ瑕�(gu墨)妯″苟琛岃▓绠楀拰鏁�(sh霉)鎿�(j霉)铏曠悊浠诲嫏(w霉)銆�
銆€銆€2. 鍏�(n猫i)缃‖鏍告ā濉婏細濡俁ocketIO GTX Transceivers锛屾敮鎸侀珮閬�6.6Gbps鐨勫偝杓搁€熺巼锛岄仼鐢ㄤ簬楂橀€熼€氫俊鍗�(xi茅)璀�銆�
銆€銆€3. 宓屽叆寮忓瓨鍎插櫒锛氬寘鍚獴lock RAM鍜孌istributed RAM锛屾豢瓒冲京(f霉)闆滅殑瀛樺劜闇€姹傘€�
銆€銆€4. DSP鍔熻兘锛氶€氶亷灏堢敤鐨凞SP48A1鍒囩墖瀵︾従(xi脿n)楂樻晥鏁�(sh霉)瀛椾俊铏熻檿鐞�銆�
銆€銆€5. 鍔熻€楀劒(y艒u)鍖栨妧琛�(sh霉)锛氭敮鎸佸嫊鎱�(t脿i)鍔熻€楃鐞嗭紙DPM锛夊拰鏅傞悩闁€鎺х瓑鍔熻兘浠ラ檷浣庢暣楂旇兘鑰�銆�
銆€銆€6. 鍙潬鎬ц垏瀹夊叏鎬э細鎻愪緵澶氱ó鍔犲瘑閬搁爡浠ュ強閷妾㈡脯鑸囩尘姝ｆ鍒讹紙ECC锛夈€�
銆€銆€7. 寤ｆ硾鐨勬噳(y墨ng)鐢ㄥ牬鏅細寰為珮绔恫(w菐ng)绲�(lu貌)瑷�(sh猫)鍌欏埌楂樻€ц兘瑷堢畻骞宠嚭鍧囨湁閬╃敤绌洪枔銆�

鎳�(y墨ng)鐢�

瑭叉FPGA寤ｆ硾鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂斤細濡傜劇绶氬熀绔�銆佸厜鍌宠几瑷�(sh猫)鍌欑瓑銆�
銆€銆€2. 鏁�(sh霉)鎿�(j霉)涓績鍔犻€熷崱锛氱敤浜庢鍣ㄥ(xu茅)缈�(x铆)鎺ㄧ悊鎴栨暩(sh霉)鎿�(j霉)搴煡瑭㈠姞閫�銆�
銆€銆€3. 閱�(y墨)鐧傛垚鍍忕郴绲�(t菕ng)锛氫緥濡傝秴鑱叉尝鎺冩弿鍎€銆丆T姗熶腑鐨勫湒鍍忚檿鐞嗗柈鍏�銆�
銆€銆€4. 宸ユキ(y猫)鑷嫊鍖栨帶鍒讹細瀵︽檪淇¤櫉閲囬泦鑸囧垎鏋�銆�
銆€銆€5. 鑸┖鑸ぉ鑸囧湅闃诧細闆烽仈淇¤櫉铏曠悊銆佽(w猫i)鏄熼€氫俊绛夐珮鍙潬鎬ц姹傚牬鍚�銆�
銆€銆€6. 瑕栭牷寤ｆ挱瑷�(sh猫)鍌欙細瑕栭牷绶ㄧ⒓瑙ｇ⒓鍣ㄣ€佸湒鍍忓寮峰紩鎿庣瓑銆�
銆€銆€7. 娓│娓噺鍎€鍣細绀烘尝鍣ㄣ€侀倧杓垎鏋愬剙绛夊皥妤�(y猫)娓│宸ュ叿鐨勬牳蹇冪祫浠�銆�