XC6VLX240T-2FF1156I 鏅傞枔锛�2025/4/30 15:32:25 闁辫畝锛�34

XC6VLX240T-2FF1156I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-6 绯诲垪 FPGA 鑺墖銆俈irtex-6 绯诲垪鏄珮鎬ц兘 FPGA 骞宠嚭锛屽皥鐐洪渶瑕侀珮閭忚集瀵嗗害銆侀珮閫熶覆琛岄€ｆ帴鍜岄珮鎬ц兘 DSP 鐨勬噳(y墨ng)鐢ㄨ€岃ō(sh猫)瑷堛€�
銆€銆€瑭茶姱鐗囧熀浜� 40nm 宸ヨ棟鎶€琛�(sh霉)鍒堕€�锛屾彁渚涘挤澶х殑铏曠悊鑳藉姏鍜岃睈瀵岀殑鍔熻兘妯″锛岄仼鍚堥€氫俊鍩虹(ch菙)瑷�(sh猫)鏂�銆佷俊铏熻檿鐞�銆佸湒鍍忚檿鐞嗕互鍙婃脯瑭︽脯閲忕瓑闋�(l菒ng)鍩熺殑寰╅洔绯荤当(t菕ng)瑷�(sh猫)瑷堛€�

鍙冩暩(sh霉)

鍨嬭櫉锛歑C6VLX240T-2FF1156I
銆€銆€绯诲垪锛歏irtex-6
銆€銆€宸ヨ棟锛�40nm
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細绱� 240,000
銆€銆€RAM 瀹归噺锛氱磩 13.8Mb
銆€銆€DSP Slice 鏁�(sh霉)閲忥細绱� 1,920鍊�
銆€銆€I/O 寮曡叧鏁�(sh霉)锛氭渶澶� 768鍊�
銆€銆€閰嶇疆妯″紡锛歋lave Serial, Master SelectMAP, Slave BPI
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆€銆€灏佽锛欶FG1156

鐗规€�

XC6VLX240T-2FF1156I 鎻愪緵浜嗗崜瓒婄殑鎬ц兘鑸囬潏娲绘€�锛屽叾涓昏鐗规€у寘鎷細
銆€銆€1. 楂橀倧杓瘑搴︼細鏀寔澶氶仈 240,000 鍊嬮倧杓柈鍏冿紝閬╃敤浜庡京闆滅殑鏁�(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�(w霉)銆�
銆€銆€2. 闆嗘垚 DSP 妯″锛氬収(n猫i)缃� 1,920 鍊� DSP Slice锛岃兘澶犻珮鏁堝鐝�(xi脿n)鐭╅櫍閬嬬畻鍜屾烤娉㈠櫒瑷�(sh猫)瑷�銆�
銆€銆€3. 澶у閲忓祵鍏ュ紡瀛樺劜鍣細鎻愪緵绱� 13.8Mb 鐨� RAM 璩囨簮锛屾豢瓒虫暩(sh霉)鎿�(j霉)绶╂矕鍜岀珐瀛橀渶姹�銆�
銆€銆€4. 楂橀€熶覆琛屾敹鐧�(f膩)鍣細鏀寔楂橀仈 6.5Gbps 鐨勪覆琛岄€氫俊閫熺巼锛岄仼鎳�(y墨ng)澶氱ó閫氫俊鍗�(xi茅)璀�銆�
銆€銆€5. 璞愬瘜鐨� I/O 璩囨簮锛氬閬� 768 鍊嬬敤鎴� I/O 寮曡叧锛屽彲闈堟椿閰嶇疆鐐哄悇绋帴鍙ｆ婧�銆�
銆€銆€6. 鍔熻€楀劒(y艒u)鍖栵細閫氶亷 Power-on-the-Fly 鎶€琛�(sh霉)鍕曟厠(t脿i)瑾�(di脿o)鏁村姛鑰�锛屾彁楂樿兘鏁堛€�
銆€銆€7. 鏀寔澶氱ó閰嶇疆鏂瑰紡锛氬寘鎷緸澶栭儴瀛樺劜鍣ㄥ姞杓夋垨閫氶亷 JTAG 鎺ュ彛绶ㄧ▼锛屼究浜庨枊鐧�(f膩)鑸囪(di脿o)瑭︺€�
銆€銆€8. 鍙潬鎬ч珮锛氱鍚堝伐妤�(y猫)绱氭韩搴﹁寖鍦嶈姹�锛岀⒑淇濆湪鍤磋嫑鐠�(hu谩n)澧冧笅鐨勭┅(w臎n)瀹氶亱琛屻€�

鎳�(y墨ng)鐢�

XC6VLX240T-2FF1156I 鍦ㄥ鍊嬮牁(l菒ng)鍩熷叿鏈夊唬娉涙噳(y墨ng)鐢�锛屽叿楂斿寘鎷細
銆€銆€1. 閫氫俊瑷�(sh猫)鍌欙細濡傚熀绔�銆佽矾鐢卞櫒銆佷氦鎻涙涓殑鏍稿績淇¤櫉铏曠悊閮ㄥ垎銆�
銆€銆€2. 鍦栧儚鑸囪闋昏檿鐞嗭細鐢ㄤ簬瀵︽檪鍦栧儚鍒嗘瀽銆佽闋荤法纰艰В纰煎強澧炲挤銆�
銆€銆€3. 娓│鑸囨脯閲忓剙鍣細濡傜ず娉㈠櫒銆佷俊铏熺櫦(f膩)鐢熷櫒绛夊皪鎬ц兘瑕佹眰妤甸珮鐨勫牬鍚堛€�
銆€銆€4. 閱�(y墨)鐧傝ō(sh猫)鍌欙細渚嬪瓒呰伈娉㈣ō(sh猫)鍌�銆丆T 鎺冩弿鍎€涓殑鏁�(sh霉)鎿�(j霉)閲囬泦鑸囪檿鐞�銆�
銆€銆€5. 宸ユキ(y猫)鑷嫊鍖栵細瀵︾従(xi脿n)寰╅洔鐨勯亱鍕曟帶鍒剁畻娉曞拰鏁�(sh霉)鎿�(j霉)閲囬泦绯荤当(t菕ng)銆�
銆€銆€6. 杌嶄簨鑸囪埅绌鸿埅澶╋細鎳�(y墨ng)鐢ㄤ簬闆烽仈绯荤当(t菕ng)銆佽(w猫i)鏄熼€氫俊绛夐牁(l菒ng)鍩�銆�