XC6VLX195T-2FF784I 鏅�(sh铆)闁擄細2025/5/12 13:40:20 闁辫畝锛�18

XC6VLX195T-2FF784I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-6 绯诲垪 FPGA 鑺墖涓殑涓€鍊嬪瀷铏熴€傝┎绯诲垪鑺墖涓昏闈㈠悜楂樻€ц兘瑷�(j矛)绠�銆侀€氫俊銆佽埅绌鸿埅澶╁拰鍦嬮槻绛夐牁(l菒ng)鍩熺殑寰�(f霉)闆滄噳(y墨ng)鐢ㄩ渶姹�銆俋C6VLX195T 鎻愪緵浜嗗挤(qi谩ng)澶х殑閭忚集璩囨簮銆佽睈瀵岀殑 DSP Slice銆侀珮閫熶覆琛屾敹鐧�(f膩)鍣ㄤ互鍙婂ぇ瀹归噺鐨勫祵鍏ュ紡瀛樺劜鍣�锛岄仼鐢ㄤ簬闇€瑕侀珮鍚炲悙閲忓拰浣庡欢閬茬殑鎳�(y墨ng)鐢ㄥ牬鏅€�

鍙冩暩(sh霉)

鍣ㄤ欢椤炲瀷锛欶PGA
銆€銆€閭忚集鍠厓鏁�(sh霉)锛氱磩 195,000
銆€銆€閰嶇疆妯″紡锛歋electMAP 鍜� Master/Slave SPI
銆€銆€宸ヤ綔婧害鑼冨湇锛氬伐妤�(y猫)绱氾紙-40掳C 鑷� +100掳C锛�
銆€銆€灏佽椤炲瀷锛欶F784
銆€銆€閫熷害绛夌礆锛�-2
銆€銆€I/O 鏁�(sh霉)閲忥細鏈€澶� 648
銆€銆€宓屽叆寮忓瓨鍎插櫒锛氱磩 12.7Mb (Block RAM)
銆€銆€DSP Slice 鏁�(sh霉)閲忥細鏈€澶� 1140
銆€銆€涓茶鏀剁櫦(f膩)鍣ㄦ暩(sh霉)閲忥細鏈€澶� 36 鍊� GTX 鏀剁櫦(f膩)鍣�
銆€銆€涓茶鏀剁櫦(f膩)鍣ㄩ€熺巼锛氭渶楂� 6.5Gbps

鐗规€�

XC6VLX195T-2FF784I 鎻愪緵浜嗛潪甯歌睈瀵岀殑纭欢璩囨簮锛屽寘鎷ぇ閲忕殑閭忚集鍠厓鍜� DSP Slice锛屽彲浠ラ珮鏁堣檿鐞嗗京(f霉)闆滅殑鏁�(sh霉)瀛椾俊铏熼亱(y霉n)绠椾换鍕�(w霉)銆�
銆€銆€瑭插櫒浠堕倓闆嗘垚浜嗗鍊嬮珮閫熶覆琛屾敹鐧�(f膩)鍣� GTX锛屾敮鎸侀珮閬�(d谩) 6.5Gbps 鐨勬暩(sh霉)鎿�(j霉)鍌宠几閫熺巼锛屾豢瓒冲绋珮閫熸帴鍙ｇ殑闇€姹�锛屽 PCIe銆丆PRI銆丼RIO 绛�銆�
銆€銆€Virtex-6 绯诲垪閲囩敤鍏堥€�(j矛n)鐨� 40nm 宸ヨ棟鍒剁▼锛屽叿鍌欏劒(y艒u)鐣扮殑鍔熻€楁€ц兘姣斻€傛澶�锛屽畠鏀寔闈堟椿鐨勬檪(sh铆)閻樼鐞嗗姛鑳�锛屽厑瑷辩敤鎴堕€氶亷 PLL 鍜� MMCM 妯″鐢熸垚绮剧⒑鐨勬檪(sh铆)閻樹俊铏熴€�
銆€銆€鍏跺収(n猫i)閮ㄥ祵鍏ョ殑澶ц(gu墨)妯� Block RAM 鍜屽垎甯冨紡 RAM 鍙敤浜庢(g貌u)寤洪珮鏁堢殑 FIFO 鎴栬€呯珐瀛樼郴绲�(t菕ng)锛屽緸鑰屾彁楂樻暣楂旂郴绲�(t菕ng)鐨勯亱(y霉n)琛屾晥鐜�銆�

鎳�(y墨ng)鐢�

XC6VLX195T-2FF784I 涓昏鎳�(y墨ng)鐢ㄤ簬灏嶈▓(j矛)绠楄兘鍔涘拰鏁�(sh霉)鎿�(j霉)鍚炲悙閲忚姹傝純楂樼殑闋�(l菒ng)鍩�銆傚叿楂斿寘鎷細
銆€銆€1. 楂樼閫氫俊瑷�(sh猫)鍌欙細渚嬪鍩虹珯涓殑淇¤櫉铏曠悊妯″锛岃矤(f霉)璨�(z茅)澶ц(gu墨)妯℃暩(sh霉)鎿�(j霉)鐨勫(sh铆)鏅�(sh铆)瑙ｈ(di脿o)鍜岀法纰�銆�
銆€銆€2. 瑕栭牷鍦栧儚铏曠悊锛氬彲鐢ㄤ簬瀵�(sh铆)鐝�(xi脿n)楂樻竻瑕栭牷娴佺殑澹撶府鑸囪В纰�銆佸湒褰㈡覆鏌撶瓑鍔熻兘銆�
銆€銆€3. 閱�(y墨)鐧傛垚鍍忚ō(sh猫)鍌欙細濡� CT 鎺冩弿鍎€鎴栬秴鑱叉尝瑷�(sh猫)鍌欎腑鐨勬暩(sh霉)鎿�(j霉)閲囬泦鑸囧悗铏曠悊銆�
銆€銆€4. 杌嶄簨鍜岃埅澶╋細濡傞浄閬�(d谩)绯荤当(t菕ng)涓殑鐩(bi膩o)璺熻工绠楁硶瀵�(sh铆)鐝�(xi脿n)鎴栬€呰(w猫i)鏄熼€氫俊涓殑淇¤櫉瑾�(di脿o)绡€(ji茅)銆�
銆€銆€5. 鏁�(sh霉)鎿�(j霉)涓績鍔犻€燂細鍒╃敤 FPGA 鐨勫彲閲嶆(g貌u)鎬х偤鐗瑰畾绠楁硶鎻愪緵纭欢绱氬垾鐨勫姞閫熸敮鎸�銆�