鏅傞枔锛�2025/5/7 17:41:15
闁辫畝锛�25
XC6VLX195T-1FF784I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-6 绯诲垪 FPGA 鐨勪竴绋瀷铏�銆傝┎鍣ㄤ欢閲囩敤 40nm 宸ヨ棟鎶�琛撳埗閫狅紝鍏锋湁楂樻�ц兘銆侀珮闆嗘垚搴﹀拰浣庡姛鑰楃殑鐗归粸銆俈irtex-6 绯诲垪 FPGA 闈㈠悜楂樼鎳夌敤瑷▓锛岄仼鍚堢敤浜庨�氫俊銆佷俊铏熻檿鐞�銆佸湒鍍忚檿鐞�銆佹暩鎿氬姞瀵嗙瓑寰╅洔鍫存櫙銆�
銆�銆�瑭插瀷铏熷寘鍚睈瀵岀殑閭忚集璩囨簮銆丏SP 妯″銆佸瓨鍎插櫒妯″浠ュ強楂橀�熶覆琛屾敹鐧�(f膩)鍣�锛屾敮鎸佸绋帴鍙ｆ婧�锛屽苟鎻愪緵闈堟椿鐨勯厤缃伕闋�銆傚叾 -1 閫熷害绛夌礆琛ㄧず瑭插櫒浠跺爆浜庤純楂樻�ц兘绱氬垾銆�
鍨嬭櫉锛歑C6VLX195T-1FF784I
銆�銆�绯诲垪锛歏irtex-6
銆�銆�閭忚集鍠厓鏁搁噺锛氱磩 195,000
銆�銆�DSP Slice 鏁搁噺锛�1,140
銆�銆�Block RAM 瀹归噺锛氱磩 12.3 Mb
銆�銆�鍏ч儴 Flash锛氱劇
銆�銆�I/O 寮曡叧鏁搁噺锛�561
銆�銆�閰嶇疆妯″紡锛歋electMAP銆丮aster/Slave SPI銆丅PI銆丳arallel PROM
銆�銆�灏佽椤炲瀷锛欶FG784
銆�銆�宸ヤ綔婧害鑼冨湇锛氬晢妤�(y猫)绱氾紙0掳C 鑷� 85掳C锛�
銆�銆�宸ヨ棟绡�(ji茅)榛烇細40 nm
銆�銆�渚涢浕闆诲 VCCINT锛�0.95V
銆�銆�鍏稿瀷鍔熻�楋細鏍规摎鍏烽珨瑷▓鑰屽畾
XC6VLX195T-1FF784I 鎻愪緵浜嗗挤澶х殑閭忚集鍔熻兘鍜岃睈瀵岀殑纭欢璩囨簮锛屽叾涓寘鍚ぇ閲忕殑鍙法绋嬮倧杓柈鍏�銆佸瓨鍎插櫒妯″鍜� DSP 鍠厓銆傚畠鏀寔楂橀仈 6.5 Gbps 鐨� GTX 鏀剁櫦(f膩)鍣ㄩ�熺巼锛岄仼鐢ㄤ簬楂橀�熶覆琛岄�氫俊鍗旇濡� PCIe Gen2銆丼ATA 鍜� Gigabit Ethernet銆�
銆�銆�FPGA 鍏ч儴閭勯泦鎴愪簡鏅傞悩绠＄悊妯″锛圕lock Management Tile, CMT锛�锛屽寘鎷� PLL 鍜� DCM锛屽彲浠ュ鐝剧簿纰虹殑鏅傞悩鍒嗛牷鍜屽�嶉牷鎿嶄綔銆�
銆�銆�瑭插櫒浠舵敮鎸佸绋嫊鎱�(t脿i)鍔熻�楀劒(y艒u)鍖栨妧琛�锛屼緥濡傚姛鐜囬杸鎺у拰闋荤巼瑾挎暣锛屽緸鑰屽湪涓嶅悓宸ヤ綔璨犺級涓嬮檷浣庢暣楂斿姛鑰�銆�
銆�銆�Virtex-6 绯诲垪鎻愪緵浜嗚壇濂界殑杌熸牳铏曠悊鍣ㄦ敮鎸�锛屾瘮濡� MicroBlaze 鍜� PowerPC 铏曠悊鍣�锛岀敤鎴跺彲浠ュ埄鐢ㄩ�欎簺宓屽叆寮忚檿鐞嗗櫒蹇�熼枊鐧�(f膩)寰╅洔鐨勭郴绲�(t菕ng)绱氳В姹烘柟妗�銆�
銆�銆�姝ゅ锛岃┎鑺墖鏀寔閮ㄥ垎閲嶉厤缃姛鑳斤紝鍏佽ū閬嬭涓殑瑷▓閫茶灞�閮ㄦ洿鏂�锛岃�屼笉褰遍熆鍏朵粬閮ㄥ垎鐨勫伐浣滅媭鎱�(t脿i)锛岄�欑ó鐗规�у皪浜庨渶瑕侀珮搴﹂潏娲绘�х殑鎳夌敤闈炲父鏈夌敤銆�
XC6VLX195T-1FF784I 寤ｆ硾鎳夌敤浜庡悇绋珮鎬ц兘瑷堢畻鍜岄�氫俊闋樺煙銆傚吀鍨嬫噳鐢ㄥ牬鏅寘鎷細
銆�銆�1. 鐒＄窔鍩虹珯涓殑淇¤櫉铏曠悊浠诲嫏锛屼緥濡� OFDM 瑾垮埗瑙ｈ鍜� MIMO 鎶�琛撳鐝�銆�
銆�銆�2. 鏁告摎涓績鍏х殑鍖呰檿鐞嗚垏缍茬怠鍔犻�熷崱銆�
銆�銆�3. 瑕栭牷寤ｆ挱瑷倷涓敤浜庡鏅傜法纰艰В纰煎強鍦栧儚澧炲挤銆�
銆�銆�4. 閱�(y墨)鐧傛垚鍍忕郴绲�(t菕ng)涓殑鏁告摎閲囬泦鑸囬噸寤虹畻娉曞煼(zh铆)琛�銆�
銆�銆�5. 宸ユキ(y猫)鑷嫊鍖栨帶鍒剁郴绲�(t菕ng)鐨勯亱鍕曡(gu墨)鍔冭垏鍗旇銆�
銆�銆�6. 楂橀�熸暩鎿氶噰闆嗚垏鍒嗘瀽鍎�鍣�锛屼緥濡傜ず娉㈠櫒鎴栭牷璀滃垎鏋愬剙銆�
銆�銆�7. 鍔犲瘑璨ㄥ梗鎸栫う瑷倷涓殑鐗瑰畾绠楁硶鍔犻�熸ā濉�銆�
XC6VLX175T-1FF784I
銆�銆�XC6VLX240T-1FF784I
銆�銆�XC6VLX315T-1FF784I
