鏅傞枔锛�2025/5/7 14:04:28
闁辫畝锛�26
XC6VHX380T-1FFG1155I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-6 绯诲垪 FPGA 鑺墖涓殑涓�鍊嬪瀷铏�銆傝┎绯诲垪鑺墖閲囩敤 40nm 宸ヨ棟鍒堕��锛屽皥鐐洪珮鎬ц兘鍜岄珮閭忚集瀵嗗害鐨勬噳鐢ㄥ牬鏅ō瑷�銆俋C6VHX380T 鎻愪緵浜嗚睈瀵岀殑閭忚集璩囨簮銆佹暩瀛椾俊铏熻檿鐞� (DSP) 妯″浠ュ強宓屽叆寮忓瓨鍎插櫒濉�锛屾敮鎸佸京闆滅殑纭欢鍔犻�熷拰绯荤当(t菕ng)闆嗘垚銆�
銆�銆�姝ゅ瀷铏熺殑 XC6VHX380T 鍖呭惈绱� 380K 鍊嬮倧杓柈鍏冿紝骞跺叿鍌欏绋珮鎬ц兘鎺ュ彛閬搁爡锛屼緥濡� PCIe銆佸崈鍏嗕互澶恫 MAC 鍜� RocketIO 鏀剁櫦(f膩)鍣ㄧ瓑锛岄仼鍚堢敤浜庨�氫俊銆佸湒鍍忚檿鐞�銆佸伐妤�(y猫)鎺у埗鍜屽叾浠栭渶瑕佸ぇ瑕�(gu墨)妯″苟琛岃▓绠楄兘鍔涚殑闋樺煙銆�
鍨嬭櫉锛歑C6VHX380T-1FFG1155I
銆�銆�绯诲垪锛歏irtex-6
銆�銆�宸ヨ棟锛�40nm
銆�銆�閭忚集鍠厓鏁搁噺锛�380K
銆�銆�閰嶇疆闁冨瓨锛氱劇鍏х疆
銆�銆�I/O 鏁搁噺锛氭渶澶ф敮鎸� 744 鍊嬬敤鎴� I/O
銆�銆�瀛樺劜鍣細澶氶仈 21.5Mb 宓屽叆寮忓 RAM
銆�銆�DSP Slice锛�960 鍊�
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆�銆�灏佽椤炲瀷锛欶FG1155
銆�銆�鏅傞悩闋荤巼锛氭渶楂樻敮鎸佽秴閬� 550MHz 鐨勬牳蹇冩檪閻�
銆�銆�闆绘簮闆诲锛�1.0V 鏍搁浕澹�锛�3.3V/2.5V/1.8V I/O 闆诲
XC6VHX380T-1FFG1155I 鎻愪緵浜嗗挤澶х殑閭忚集璩囨簮鍜岄潏娲荤殑浜掗�ｆ灦妲嬶紝鏀寔鍕曟厠(t脿i)鍙噸妲嬫妧琛�锛屽厑瑷辩敤鎴跺湪閬嬭鏅傞噸鏂伴厤缃儴鍒嗛倧杓浕璺�傚畠閭勯泦鎴愪簡澶氬�嬬‖鏍� IP 妯″锛屽寘鎷� PCIe Gen2 x8 姗嬫帴鍣�銆佸崈鍏嗕互澶恫 MAC 鍜岄珮绱氬姞瀵嗘婧� (AES) 鍔犲瘑妯″绛�銆�
銆�銆�姝ゅ锛孯ocketIO 楂橀�熶覆琛屾敹鐧�(f膩)鍣ㄨ兘澶犲鐝鹃珮閬� 6.5Gbps 鐨勬暩鎿氬偝杓搁�熺巼锛岄仼鐢ㄤ簬鍏夌簴閫氫俊鍜岃儗鏉夸簰閫ｆ噳鐢�銆傚叾浣庡姛鑰楃壒鎬у拰楂樺害鍙摯灞曟�т娇鍏舵垚鐐鸿埅绌鸿埅澶�銆佸湅闃层�侀啱(y墨)鐧傛垚鍍忓強楂樼娓│瑷倷鐨勭悊鎯抽伕鎿�銆�
銆�銆�闁嬬櫦(f膩)宸ュ叿鏂归潰锛孹ilinx 鎻愪緵浜� Vivado Design Suite 鍜� ISE Design Suite 绛夊畬鏁寸殑杌熺‖浠跺崝鍚岄枊鐧�(f膩)鐠�(hu谩n)澧�锛岀啊鍖栦簡寰炶ō瑷堝埌瀵︾従鐨勯亷绋�銆�
瑭� FPGA 鍨嬭櫉寤ｆ硾鎳夌敤浜庡悇绋珮鎬ц兘瑷堢畻鍜屽京闆滅郴绲�(t菕ng)闆嗘垚闋樺煙锛�
銆�銆�- 閫氫俊鍩虹瑷柦锛氬鍩虹珯铏曠悊銆佽矾鐢卞櫒鍜屼氦鎻涙涓殑鏁告摎鍖呰檿鐞�
銆�銆�- 瑕栭牷鑸囧湒鍍忚檿鐞嗭細瀵︾従瀵︽檪瑕栭牷绶ㄧ⒓瑙ｇ⒓銆佽▓绠楁瑕栬绠楁硶鍔犻��
銆�銆�- 宸ユキ(y猫)鑷嫊鍖栵細閬嬪嫊鎺у埗銆佹鍣ㄤ汉瀛镐腑鐨勫鏅傛暩鎿氶噰闆嗚垏铏曠悊
銆�銆�- 閱�(y墨)鐧傝ō鍌欙細瓒呰伈娉㈡垚鍍忋�佹牳纾佸叡鎸巸鎻忓剙涓殑淇¤櫉铏曠悊
銆�銆�- 娓│娓噺锛欰TE锛堣嚜鍕曟脯瑭﹁ō鍌欙級鍜岀ず娉㈠櫒涓珮閫熸暩鎿氶噰闆�
銆�銆�- 杌嶄簨鑸囪埅澶╋細闆烽仈淇¤櫉铏曠悊銆佽(w猫i)鏄熼�氫俊涓殑鏁告摎閺堣矾绠＄悊
XC6VHX470T-1FFG1155I
銆�銆�XC6VHX550T-1FFG1155I
