XC6VHX255T-1FFG1155I 鏅�(sh铆)闁擄細2025/5/10 14:51:20 闁辫畝锛�25

XC6VHX255T-1FFG1155I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-6 绯诲垪 FPGA 鑺墖锛屽爆浜庨珮鎬ц兘銆侀珮瀵嗗害鐨� FPGA 鐢�(ch菐n)鍝佺窔銆傝┎鑺墖閲囩敤 40nm 宸ヨ棟鍒堕€狅紝鍏锋湁璞愬瘜鐨勯倧杓硣婧�銆佹暩(sh霉)瀛椾俊铏熻檿鐞嗚兘鍔涗互鍙婇珮閫熶覆琛屾敹鐧�(f膩)鍣�锛岄仼鐢ㄤ簬閫氫俊銆佽埅绌鸿埅澶�銆佸湅闃层€佸伐妤�(y猫)鑷嫊鍖�銆侀啱(y墨)鐧傛垚鍍忓拰楂樻€ц兘瑷�(j矛)绠楃瓑闋�(l菒ng)鍩熺殑寰�(f霉)闆滆ō(sh猫)瑷�(j矛)銆�
銆€銆€姝ゅ瀷铏熶腑鐨勫叿楂斿弮鏁�(sh霉)鍖呮嫭锛�'XC6VHX255T' 琛ㄧず Virtex-6 绯诲垪涓殑涓€绋壒瀹� FPGA 閰嶇疆锛屽付鏈夌磩 255K 鍊�(g猫)閭忚集鍠厓锛�'-1' 鎸囩殑鏄€熷害绛夌礆锛岃〃鏄庡叾閬�(y霉n)琛屾€ц兘姘村钩锛�'FFG1155' 鍓囪〃绀哄皝瑁濋鍨嬬偤 FFG锛團ine Pitch Flip Chip Ball Grid Array锛�锛屽紩鑵虫暩(sh霉)鐐� 1155銆�

鍙冩暩(sh霉)

閭忚集鍠厓鏁�(sh霉)閲忥細255,000
銆€銆€閰嶇疆瀛樺劜鍣ㄤ綅鏁�(sh霉)锛�37,986,816
銆€銆€RAM 绺�?c猫)钀樻禋?2.8Mb
銆€銆€DSP Slice 鏁�(sh霉)閲忥細2,160
銆€銆€I/O 鏁�(sh霉)閲忥細744
銆€銆€鏈€澶х敤鎴� I/O锛�672
銆€銆€灏堢敤鏅�(sh铆)閻樿几鍏ワ細24
銆€銆€閰嶇疆妯″紡锛歋electMAP銆丮aster/Slave SPI銆丅IOS銆丣TAG
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆€銆€渚涢浕闆诲 VCCINT锛�0.9V 卤 5%
銆€銆€渚涢浕闆诲 VCCO锛�1.2V / 1.5V / 1.8V / 2.5V / 3.3V
銆€銆€宸ヨ棟鍒剁▼锛�40nm
銆€銆€灏佽锛欶FG1155

鐗规€�

XC6VHX255T-1FFG1155I 鎻愪緵浜嗗挤(qi谩ng)澶х殑閭忚集璩囨簮鍜岄潏娲荤殑鍙法绋嬭兘鍔�锛屽悓鏅�(sh铆)闆嗘垚浜嗗绋‖浠跺姞閫熷姛鑳斤細
銆€銆€1. 楂樻€ц兘鏋舵(g貌u)鏀寔楂橀仈(d谩) 550 MHz 鐨勭郴绲�(t菕ng)鏅�(sh铆)閻橀牷鐜囥€�
銆€銆€2. 鍏�(n猫i)缃珮閫熶覆琛屾敹鐧�(f膩)鍣�锛屽偝杓搁€熺巼鍙仈(d谩) 6.6 Gbps锛岄仼鍚堢敤浜庡厜绾栭€氫俊鍜岃儗鏉挎帴鍙�銆�
銆€銆€3. DSP Slice 鏀寔楂樻晥鐨勬诞榛�(di菐n)閬�(y霉n)绠楄垏瀹氶粸(di菐n)閬�(y霉n)绠�锛屽唬娉涙噳(y墨ng)鐢ㄤ簬淇¤櫉铏曠悊闋�(l菒ng)鍩熴€�
銆€銆€4. 鍖呭惈澶у閲� Block RAM 鍜屽垎甯冨紡 RAM锛屼究浜庡(sh铆)鐝�(xi脿n)寰�(f霉)闆滅殑鐙€鎱�(t脿i)姗�(j墨)鍙婃暩(sh霉)鎿�(j霉)绶╁瓨銆�
銆€銆€5. 澶氱ó纭牳 IP 妯″濡� PCIe銆乀riMode Ethernet MAC 绛夌啊鍖栭枊鐧�(f膩)娴佺▼銆�
銆€銆€6. 鏀寔閮ㄥ垎閲嶉厤缃妧琛�(sh霉)锛屽厑瑷卞湪閬�(y霉n)琛屾檪(sh铆)鍕曟厠(t脿i)鍔犺級涓嶅悓鐨勫姛鑳芥ā濉�銆�
銆€銆€7. 寮�(qi谩ng)澶х殑鍔熻€楃鐞嗗伐鍏峰公鍔╁劒(y艒u)鍖栨暣楂旂郴绲�(t菕ng)鑳借€椼€�
銆€銆€8. 鍏峰倷鍏ㄩ潰鐨勫畨鍏ㄧ壒鎬�锛屽寘鎷姞瀵嗛厤缃瘮鐗规祦銆丄ES 鍔犲瘑瑙ｅ瘑寮曟搸绛夛紝淇濋殰鏁忔劅鏁�(sh霉)鎿�(j霉)鐨勫畨鍏ㄦ€�銆�

鎳�(y墨ng)鐢�

閫欐 FPGA 閬╃敤浜庡皪鎬ц兘瑕佹眰杓冮珮鐨勫牬鏅紝渚嬪锛�
銆€銆€1. 鐒＄窔鍩虹(ch菙)瑷�(sh猫)鏂借ō(sh猫)鍌欎腑鐨勫熀甯惰檿鐞嗗柈鍏�銆�
銆€銆€2. 楂橀€熸暩(sh霉)鎿�(j霉)閲囬泦鑸囧垎鏋愮郴绲�(t菕ng)銆�
銆€銆€3. 閱�(y墨)鐧傚奖鍍忚ō(sh猫)鍌欎腑鐨勫(sh铆)鏅�(sh铆)鍦栧儚铏曠悊銆�
銆€銆€4. 鑸┖鑸ぉ闋�(l菒ng)鍩熺殑灏�(d菐o)鑸垏鎺у埗鍠厓銆�
銆€銆€5. 宸ユキ(y猫)鑷嫊鍖栦腑鐨勯亱(y霉n)鍕曟帶鍒惰垏姗�(j墨)鍣ㄤ汉瀛�(xu茅)銆�
銆€銆€6. 娓│娓噺鍎€鍣ㄤ腑鐨勪俊铏熺敓鎴愯垏閲囬泦銆�
銆€銆€7. 楂樻€ц兘宓屽叆寮忚▓(j矛)绠楀钩鑷虹殑鏍稿績铏曠悊鍣ㄧ祫浠躲€�