鍨嬭櫉锛歑C6SLX75-N3FGG484C
銆�銆�绯诲垪锛歋partan-6
銆�銆�鍝佺墝锛歑ilinx
銆�銆�閭忚集鍠�鍏冿��75,440鍊� CLB 灏�
銆�銆�鏌ユ壘琛� (LUT)锛�37,720鍊�
銆�銆�瑙哥櫦(f膩)鍣�锛�75,440鍊�
銆�銆�鍏�(n猫i)閮� BRAM锛氱磩 1.6Mb
銆�銆�DSP Slice锛�160鍊�
銆�銆�鐢ㄦ埗 I/O 寮曡叧锛�328鍊�
銆�銆�閰嶇疆妯″紡锛氬緸 Slave Serial銆丮aster Serial 绛夊�氱ó妯″紡鍙�閬�
銆�銆�灏佽�濓細FGG484
銆�銆�宸ヤ綔婧�搴﹁寖鍦嶏��0掳C 鑷� 85掳C锛堝晢妤�(y猫)绱氾級

1. 楂樻�ц兘鑸囦綆鍔熻�楋細
銆�銆�Spartan-6 FPGA 鍦ㄨō(sh猫)瑷�(j矛)涓婃敞閲嶆�ц兘鍎�(y艒u)鍖栬垏鍔熻�楃�＄悊锛屽�� 45nm 鍒剁▼纰轰繚浜嗘洿浣庣殑闈滄厠(t脿i)鍜屽嫊鎱�(t脿i)鍔熻��銆�
銆�銆�2. 鍙�绶ㄧ▼閭忚集绲�(ji茅)妲�(g貌u)锛�
銆�銆�XC6SLX75 鍖呭惈澶ч噺鍙�绶ㄧ▼閭忚集鍠�鍏�锛屾敮鎸侀潏娲荤殑瑷�(sh猫)瑷�(j矛)鏋舵��(g貌u)锛岄仼鐢ㄤ簬鍚勭ó鏁�(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�(w霉)銆�
銆�銆�3. 鍏�(n猫i)缃�瀛樺劜璩囨簮锛�
銆�銆�鎻愪緵楂橀仈(d谩) 1.6Mb 鐨� Block RAM锛屽彲鐢ㄤ簬瀵�(sh铆)鐝�(xi脿n) FIFO銆佺珐瀛樻垨灏忓瀷瀛樺劜绯荤当(t菕ng)銆�
銆�銆�4. DSP 鍔熻兘澧炲挤(qi谩ng)锛�
銆�銆�鍏峰倷 160 鍊嬮珮鎬ц兘 DSP Slice锛屽彲浠ュ姞閫熸暩(sh霉)瀛�(xu茅)閬�(y霉n)绠楋紝渚嬪�備箻娉曠疮鍔犵瓑鎿嶄��銆�
銆�銆�5. 澶氱ó鎺ュ彛鏀�鎸侊��
銆�銆�鏀�鎸� PCIe銆丏DR3銆佸崈鍏嗕互澶�缍�(w菐ng)绛夊�氱ó楂橀�熸帴鍙ｅ崝(xi茅)璀帮紝渚夸簬妲�(g貌u)寤哄京(f霉)闆滅殑閫氫俊鍜屾帶鍒剁郴绲�(t菕ng)銆�
銆�銆�6. 鏄撶敤闁嬬櫦(f膩)鐠�(hu谩n)澧冿細
銆�銆�Xilinx 鎻愪緵鐨� ISE Design Suite 闁嬬櫦(f膩)宸ュ叿鐐� XC6SLX75 鎻愪緵鍏ㄩ潰鐨勬敮鎸侊紝鍖呮嫭缍滃悎銆佸竷灞�甯冪窔鍙婁豢鐪熷姛鑳姐��

1. 娑堣不(f猫i)椤為浕瀛愮敘(ch菐n)鍝侊細
銆�銆�濡傞珮娓呰�栭牷铏曠��銆佸湒鍍忚瓨鍒ョ瓑銆�
銆�銆�2. 宸ユキ(y猫)鑷�鍕曞寲锛�
銆�銆�鍙�鐢ㄤ簬閬�(y霉n)鍕曟帶鍒躲�佹��(j墨)鍣ㄤ汉瑕栬�虹瓑鍫存��銆�
銆�銆�3. 閫氫俊瑷�(sh猫)鍌欙細
銆�銆�閬╅厤浜庡熀绔欍�佺恫(w菐ng)绲�(lu貌)浜ゆ彌姗�(j墨)绛夐渶瑕侀珮鎬ц兘瑷�(j矛)绠楀拰鏁�(sh霉)鎿�(j霉)鍌宠几?sh霉)鑶�?y墨ng)鐢�銆�
銆�銆�4. 宓屽叆寮忕郴绲�(t菕ng)锛�
銆�銆�浣滅偤鏍稿績铏曠悊鍣ㄧ敤浜庨啱(y墨)鐧傚剙鍣�銆佸畨闃茬洠(ji膩n)鎺х瓑闋�(l菒ng)鍩熺殑宓屽叆寮忚В姹烘柟妗堛��
銆�銆�5. 鏁�(sh霉)鎿�(j霉)閲囬泦鑸囪檿鐞嗭細
銆�銆�閬╁悎瀵�(sh铆)鏅�(sh铆)鏁�(sh霉)鎿�(j霉)閲囬泦銆佹烤娉㈠垎鏋愬強鍙嶉�嬫帶鍒剁瓑浠诲��(w霉)銆�

XC6SLX75T-3FGG484C
銆�銆�XC6SLX75-3FTG256C