XC6SLX75-L1FGG484I 鏅傞枔锛�2025/6/4 8:46:31 闁辫畝锛�7

XC6SLX75-L1FGG484I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Spartan-6 绯诲垪 FPGA 鑺墖涓殑涓€鍊嬪瀷铏�銆係partan-6 绯诲垪浠ュ叾楂樻€у児姣斿拰浣庡姛鑰楄ō(sh猫)瑷堣憲绋憋紝寤ｆ硾鎳�(y墨ng)鐢ㄤ簬娑堣不闆诲瓙銆佸伐妤�(y猫)鎺у埗銆侀€氫俊瑷�(sh猫)鍌欎互鍙婃苯杌婇浕瀛愮瓑闋�(l菒ng)鍩�銆傝┎鍨嬭櫉閲囩敤 484 寮曡叧鐨� FGG锛團ine Line Grid Array锛夊皝瑁濆舰寮�锛屽収(n猫i)閮ㄩ泦鎴愪簡璞愬瘜鐨勯倧杓硣婧愩€佸祵鍏ュ紡瀛樺劜鍣ㄥ鍜� DSP Slice锛岄仼鐢ㄤ簬涓瓑寰�(f霉)闆滃害鐨勮ō(sh猫)瑷堥渶姹傘€�
銆€銆€XC6SLX75 灞簬 Spartan-6 LX 鍣ㄤ欢瀹舵棌锛屼富瑕侀潰鍚戜綆鍔熻€楁噳(y墨ng)鐢ㄥ牬鏅€傚畠鏀寔澶氱ó閰嶇疆妯″紡锛屽苟鍙€氶亷灏堢敤 I/O 寮曡叧瀵︾従(xi脿n)闈堟椿鐨勫閮ㄦ帴鍙ｉ€ｆ帴銆�

鍙冩暩(sh霉)

绯诲垪锛歋partan-6
銆€銆€鍨嬭櫉锛歑C6SLX75-L1FGG484I
銆€銆€灏佽锛欶GG484
銆€銆€閭忚集鍠厓鏁�(sh霉)锛氱磩 75,000
銆€銆€Block RAM锛�2,160 Kb
銆€銆€DSP Slice 鏁�(sh霉)閲忥細160
銆€銆€閰嶇疆闁冨瓨锛氫笉鍏�(n猫i)缃�
銆€銆€宸ヤ綔闆诲锛氭牳蹇� 1.2V锛孖/O 鏀寔 1.2V 鑷� 3.3V
銆€銆€鏈€澶х敤鎴� I/O 鏁�(sh霉)閲忥細336
銆€銆€鏅傞悩绠＄悊璩囨簮锛氬柈鍊� PLL 鎴� DCM
銆€銆€婧害鑼冨湇锛氬晢妤�(y猫)绱氾紙0掳C 鑷� 85掳C锛�
銆€銆€宸ヨ棟绡€(ji茅)榛烇細45nm

鐗规€�

XC6SLX75-L1FGG484I 鎻愪緵浜嗗挤澶х殑鍙法绋嬮倧杓兘鍔涳紝鍚屾檪鍏奸¨浜嗕綆鍔熻€楀拰楂樻€ц兘鐨勯渶姹�銆傚叾涓昏鐗规€у寘鎷細
銆€銆€1. 楂樺瘑搴﹂倧杓祼(ji茅)妲�(g貌u)锛氬寘鍚秴閬� 75,000 鍊嬮倧杓柈鍏�锛岃兘澶犳豢瓒冲京(f霉)闆滅殑鏁�(sh霉)瀛楅浕璺ō(sh猫)瑷堣姹�銆�
銆€銆€2. 鍏�(n猫i)缃瓨鍎插櫒璩囨簮锛氶厤鍌� 2,160 Kb 鐨� Block RAM锛屾敮鎸侀洐绔彛瑷晱锛岄仼鍚堟暩(sh霉)鎿�(j霉)绶╂矕鍜屽瓨鍎叉搷浣�銆�
銆€銆€3. DSP Slice 鏀寔锛氭搧鏈� 160 鍊� DSP Slice锛屽彲浠ラ珮鏁堝鐝�(xi脿n)涔樻硶绱姞绛夋暩(sh霉)瀛�(xu茅)閬嬬畻鍔熻兘銆�
銆€銆€4. 澶氱ó鏅傞悩绠＄悊閬搁爡锛氭彁渚� PLL 鍜� DCM 妯″锛屼究浜庣敓鎴愮簿纰虹殑鏅傞悩淇¤櫉銆�
銆€銆€5. 璞愬瘜鐨� I/O 鎺ュ彛锛氭敮鎸佸閬� 336 鍊嬬敤鎴跺彲鐢� I/O 寮曡叧锛屽苟鍏煎澶氱ó闆诲妯�(bi膩o)婧�(zh菙n)锛岀⒑淇濊垏澶栭儴瑷�(sh猫)鍌欑殑鑹ソ浜掗€�銆�
銆€銆€6. 闈堟椿鐨勯厤缃柟寮忥細鏀寔寰� SPI銆丅PI銆� PROM 鎴栧叾浠栦覆琛屽瓨鍎蹭粙璩�(zh矛)鍔犺級閰嶇疆鏁�(sh霉)鎿�(j霉)銆�
銆€銆€7. 鍔熻€楀劒(y艒u)鍖栬ō(sh猫)瑷堬細閫氶亷鍕曟厠(t脿i)鍔熻€楃鐞嗗拰閮ㄥ垎閲嶉厤缃妧琛�(sh霉)锛岄€蹭竴姝ラ檷浣庨亱琛屽姛鑰�銆�

鎳�(y墨ng)鐢�

瑭茶姱鐗囬仼鐢ㄤ簬浠ヤ笅鍏稿瀷鎳�(y墨ng)鐢ㄩ牁(l菒ng)鍩燂細
銆€銆€1. 宸ユキ(y猫)鑷嫊鍖栵細濡� PLC 鎺у埗鍣ㄣ€佹鍣ㄤ汉閬嬪嫊鎺у埗鍙婂湒鍍忚檿鐞嗙郴绲�(t菕ng)銆�
銆€銆€2. 閫氫俊瑷�(sh猫)鍌欙細鐢ㄤ簬鍩虹珯灏勯牷鍓嶇铏曠悊銆佺恫(w菐ng)绲�(lu貌)浜ゆ彌姗熷拰璺敱鍣ㄧ殑鏁�(sh霉)鎿�(j霉)鍖呰綁(zhu菐n)鐧�(f膩)銆�
銆€銆€3. 娑堣不椤為浕瀛愮敘(ch菐n)鍝侊細渚嬪楂樻竻瑕栭牷瑙ｇ⒓鍣ㄣ€佹姇褰卞剙鍜屽鐢ㄩ啱(y墨)鐧傚剙鍣�銆�
銆€銆€4. 姹借粖闆诲瓙锛氭敮鎸佽粖杓変俊鎭妯傜郴绲�(t菕ng)銆侀椐涜紨鍔╃郴绲�(t菕ng)涓殑淇¤櫉铏曠悊浠诲嫏(w霉)銆�
銆€銆€5. 閱�(y墨)鐧傚櫒姊帮細鍖呮嫭瓒呰伈娉㈡垚鍍忚ō(sh猫)鍌�銆佸績闆诲湒鍒嗘瀽鍎€绛夐渶瑕佸鏅備俊铏熻檿鐞嗙殑鎳�(y墨ng)鐢ㄥ牬鏅�銆�