XC6SLX75-L1CSG484I 鏅�(sh铆)闁擄細2025/5/8 10:14:15 闁辫畝锛�26

XC6SLX75-L1CSG484I 鏄� Xilinx 鍏徃 Spartan-6 绯诲垪 FPGA 鐨勪竴鍊�(g猫)鍏烽珨鍨嬭櫉(h脿o)銆傝┎鍣ㄤ欢鍩轰簬 40nm 宸ヨ棟鎶€琛�(sh霉)鍒堕€�锛屽叿鏈夐珮闆嗘垚搴︺€佷綆鍔熻€楀拰闈堟椿鎬у挤(qi谩ng)鐨勭壒榛�(di菐n)銆係partan-6 绯诲垪涓昏闈㈠悜涓鎳�(y墨ng)鐢ㄥ競鍫�(ch菐ng)锛岄仼鐢ㄤ簬闇€瑕侀珮鎬ц兘鍜屾垚鏈劒(y艒u)鍖栫殑鍫�(ch菐ng)鏅�銆俋C6SLX75-L1CSG484I 鎻愪緵浜嗚睈瀵岀殑閭忚集璩囨簮銆佸祵鍏ュ紡濉婂瓨鍎�(ch菙)鍣�銆丏SP 鐗囦互鍙婂绋� I/O 鎺ュ彛閰嶇疆銆�

鍙冩暩(sh霉)

鍨嬭櫉(h脿o)锛歑C6SLX75-L1CSG484I
銆€銆€绯诲垪锛歋partan-6
銆€銆€宸ヨ棟锛�40nm
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細75,360
銆€銆€鐗囦笂瀛樺劜(ch菙)鍣細239Kb
銆€銆€DSP Slice 鏁�(sh霉)閲忥細160
銆€銆€I/O 寮曡叧鏁�(sh霉)閲忥細324
銆€銆€灏佽椤炲瀷锛欳SG (Ceramic Super Grid)
銆€銆€寮曡叧鏁�(sh霉)锛�484
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆€銆€閰嶇疆妯″紡锛氬緸 Slave Serial (S)銆丼lave Parallel (P)銆丮aster SelectMAP (M)
銆€銆€闆绘簮闆诲锛�1.2V 鏍稿績锛�1.5V 鎴� 3.3V I/O

鐗规€�

XC6SLX75-L1CSG484I 鐨勪富瑕佺壒鎬у寘鎷細
銆€銆€1. 楂樻€ц兘鏋舵(g貌u)锛氭敮鎸佹渶楂� 500 MHz 鐨勬檪(sh铆)閻橀牷鐜�銆�
銆€銆€2. 鍏�(n猫i)缃� DSP Slice锛氬寘鍚� 160 鍊�(g猫)灏堢敤 DSP 鍠厓锛岃兘澶犲姞閫熶箻娉曠疮鍔犻亱(y霉n)绠楃瓑浠诲嫏(w霉)銆�
銆€銆€3. 澶у閲忓瓨鍎�(ch菙)璩囨簮锛氭彁渚涢珮閬�(d谩) 239Kb 鐨勫垎甯冨紡鍜屽瀛樺劜(ch菙)鍣ㄨ硣婧�銆�
銆€銆€4. 闈堟椿鐨� I/O 鏀寔锛氬吋瀹瑰绋(bi膩o)婧�(zh菙n)鎺ュ彛鍗�(xi茅)璀帮紝濡� PCIe銆丩VDS 鍜� SPI銆�
銆€銆€5. 鍔熻€楀劒(y艒u)鍖栬ō(sh猫)瑷�(j矛)锛氶噰鐢ㄧ窗(x矛)绮掑害鏅�(sh铆)閻橀杸鎺ф妧琛�(sh霉)鍜屽彲閬哥殑 PowerDown 妯″紡闄嶄綆鑳借€椼€�
銆€銆€6. 澧炲挤(qi谩ng)鐨勫畨鍏ㄦ€у姛鑳斤細鏀寔浣嶆祦鍔犲瘑鍜岃獚(r猫n)璀変互淇濊(h霉)鐭ヨ瓨(sh铆)鐢�(ch菐n)娆�(qu谩n)銆�
銆€銆€7. 鏄撲簬浣跨敤鐨勯枊鐧�(f膩)宸ュ叿锛氶€氶亷 Xilinx ISE Design Suite 鎻愪緵瀹屾暣鐨勯枊鐧�(f膩)鐠�(hu谩n)澧�銆�

鎳�(y墨ng)鐢�

瑭插瀷铏�(h脿o) FPGA 鍙唬娉涙噳(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 閫氫俊瑷�(sh猫)鍌欙細濡傜劇绶氬熀绔�銆佽矾鐢卞櫒鍜屼氦鎻涙(j墨)涓殑淇¤櫉(h脿o)铏曠悊妯″銆�
銆€銆€2. 宸ユキ(y猫)鑷嫊(d貌ng)鍖栵細鐢ㄤ簬閬�(y霉n)鍕�(d貌ng)鎺у埗銆佹暩(sh霉)鎿�(j霉)閲囬泦鍜屽(sh铆)鏅�(sh铆)鐩�(ji膩n)鎺х郴绲�(t菕ng)銆�
銆€銆€3. 瑕栭牷鑸囧湒鍍忚檿鐞嗭細瀵�(sh铆)鐝�(xi脿n)瑕栭牷绶ㄧ⒓瑙ｇ⒓銆佸湒鍍忓寮�(qi谩ng)绛夊姛鑳�銆�
銆€銆€4. 閱�(y墨)鐧傞浕瀛愶細鏀寔瓒呰伈娉㈡垚鍍�銆佹牳纾佸叡鎸巸鎻忓剙绛夐啱(y墨)鐧傚剙鍣ㄣ€�
銆€銆€5. 娓�(c猫)瑭﹁垏娓�(c猫)閲忥細妲�(g貌u)寤洪珮鎬ц兘娓�(c猫)瑭﹀钩鑷�(t谩i)鎴栦俊铏�(h脿o)鍒嗘瀽鍎€銆�
銆€銆€6. 娑堣不(f猫i)椤為浕瀛愮敘(ch菐n)鍝侊細濡傛暩(sh霉)瀛楅浕瑕�銆佹(j墨)闋傜洅绛夌敘(ch菐n)鍝佷腑鐨勬牳蹇冩帶鍒跺櫒銆�