Spartan-6 LX FPGA锛氶倧杓劒(y艒u)鍖�
灏堢偤浣庢垚鏈�岃ō(sh猫)瑷�(j矛)
澶氬��(g猫)楂樻晥鐨勯泦鎴愬
鍎�(y艒u)鍖栫殑I / O妯�(bi膩o)婧�(zh菙n)閬告搰
浜ら尟(cu貌)鐨勫
澶ф壒閲忓鏂欑窔鐒婂寘瑁�
闈滄厠(t脿i)鍜屽嫊(d貌ng)鎱�(t脿i)鍔熺巼浣�
45绱嶇背宸ヨ棟閲濆皪(du矛)鎴愭湰鍜屼綆鍔熻�楅��(j矛n)琛屼簡鍎�(y艒u)鍖�
浼戠湢鎺夐浕妯″紡锛屽(sh铆)鐝�(xi脿n)闆跺姛鑰�
澶氶浕澹�锛屽妯�(bi膩o)婧�(zh菙n)SelectIO?鎺ュ彛绲�
姣忓��(g猫)宸垎I / O鐨勬暩(sh霉)鎿�(j霉)鍌宠几閫熺巼楂橀仈(d谩)1,080 Mb / s
鍙伕杓稿嚭椹�(q奴)鍕�(d貌ng)锛屾瘡鍊�(g猫)寮曡叧鏈�楂�24 mA
3.3V鑷�1.2VI / O妯�(bi膩o)婧�(zh菙n)鍜屽崝(xi茅)璀�
浣庢垚鏈琀STL鍜孲STL瀛樺劜(ch菙)鍣ㄦ帴鍙�
鐔辨彃鎷斿悎瑕�(gu墨)鎬�
楂橀仈(d谩)3.2 Gb / s
娴佹按绶氬拰绱�(j铆)鑱�(li谩n)鍔熻兘
闆嗘垚鍏�(n猫i)瀛樻帶鍒跺櫒濉�
2閲濊嚜鍕�(d貌ng)妾㈡脯(c猫)閰嶇疆
浣庡櫔闊�锛岄潏娲荤殑鏅�(sh铆)閻�
楂樻晥鐨凞SP48A1鍒囩墖
楂樻�ц兘绠楄(sh霉)鍜屼俊铏�(h脿o)铏曠悊
Block RAM鍏锋湁寤ｆ硾鐨勭矑搴�
蹇��18 x 18涔樻硶鍣ㄥ拰48浣嶇疮鍔犲櫒
闋�(y霉)鍔犳硶鍣ㄤ互鍗�(xi茅)鍔╅亷(gu貌)婵惧櫒鎳�(y墨ng)鐢ㄧ▼搴�
DDR锛孌DR2锛孌DR3鍜孡PDDR鏀寔
璞愬瘜鐨勯倧杓硣婧愬拰鏇撮珮鐨勯倧杓閲�
鍙伕鐨勭Щ浣嶅瘎瀛樺櫒鎴栧垎甯冨紡RAM鏀寔
鍏锋湁闆欒Ц鐧�(f膩)鍣ㄧ殑LUT鐢ㄤ簬绠￠亾涓績鎳�(y墨ng)鐢�
鍏锋湁瀛楃瘈(ji茅)瀵娇鑳界殑蹇�烞lock RAM
鏅�(sh铆)閻樼鐞嗗钩閶�(CMT)浠ユ彁楂樻�ц兘
鐢ㄤ簬浣庢姈鍕�(d貌ng)鏅�(sh铆)閻樼殑閹栫浉鐠�(hu谩n)(PLL)
鍗佸叚鍊�(g猫)浣庡亸绉诲叏灞�鏅�(sh铆)閻樼恫(w菐ng)绲�(lu貌)
绨�(ji菐n)鍖栭厤缃�锛屾敮鎸佷綆鎴愭湰妯�(bi膩o)婧�(zh菙n)
妤�(y猫)鐣岄牁(l菒ng)鍏堢殑IP鍜屽弮鑰冭ō(sh猫)瑷�(j矛)
澧炲挤(qi谩ng)浜嗚ō(sh猫)瑷�(j矛)淇濊(h霉)鐨勫畨鍏ㄦ��
澶у瀷瑷�(sh猫)鍌欎腑鐨凙ES姣旂壒娴佸姞瀵�
LXT FPGA涓殑楂橀�烥TP涓茶鏀剁櫦(f膩)鍣�
鐢ㄤ簬瑷�(sh猫)瑷�(j矛)椹�(y脿n)璀夌殑鍞竴瑷�(sh猫)鍌橠NA妯�(bi膩o)璀�(sh铆)绗�
鍔熻兘璞愬瘜鐨刋ilinx Platform Flash鍜孞TAG
鐢ㄤ簬PCI Express瑷�(sh猫)瑷�(j矛)鐨勯泦鎴愮榛�(di菐n)妯″(LXT)
鍏锋湁鍚屾檪(sh铆)涔樻硶锛岄櫎娉曞拰鐩哥Щ鐨勯牷鐜囧悎鎴�
寤ｆ硾鐨勭涓夋柟SPI(鏈�楂榵4)鍜孨OR闁冨瓨鏀寔
鍙(di脿o)绡�(ji茅)鐨処 / O杞�(zhu菐n)鎻涢�熺巼鍙彁楂樹俊铏�(h脿o)瀹屾暣鎬�
鏁�(sh霉)鎿�(j霉)閫熺巼楂橀仈(d谩)800 Mb / s(宄板�煎付瀵偤12.8 Gb / s)
浣庢垚鏈琍CI?鎶�琛�(sh霉)鏀寔鍏煎33 MHz锛�32浣嶅拰64浣嶈(gu墨)鑼�銆�
鍏锋湁鐛�(d煤)绔婩IFO鐨勫绔彛绺界窔绲�(ji茅)妲�(g貌u)鍙笡灏戣ō(sh猫)瑷�(j矛)鏅�(sh铆)搴忓晱(w猫n)椤�
楂樻晥鐨�6杓稿叆LUT鍙彁楂樻�ц兘骞舵渶澶ч檺搴﹀湴闄嶄綆鍔熻��
18 Kb濉婏紝鍙伕鎿囩法绋嬬偤鍏╁��(g猫)鐛�(d煤)绔嬬殑9 Kb Block RAM
鏁�(sh霉)瀛楁檪(sh铆)閻樼鐞嗗櫒(DCM)娑堥櫎浜嗘檪(sh铆)閻樺亸宸拰鍗犵┖姣斿け鐪�
MultiBoot鏀寔浣跨敤鐪嬮杸鐙椾繚璀�(h霉)閫�(j矛n)琛屽姣旂壒娴佺殑閬�(yu菐n)绋嬪崌绱�(j铆)
鎺涜捣妯″紡閫氶亷(gu貌)澶氬紩鑵冲枤閱�锛屾帶鍒跺寮�(qi谩ng)渚�(l谩i)缍寔鐙�鎱�(t脿i)鍜岄厤缃�
閫氶亷(gu貌)澧炲挤(qi谩ng)鐨勪綆鎴愭湰MicroBlaze?杌熻檿鐞嗗櫒瀵�(sh铆)鐝�(xi脿n)鏇村揩鐨勫祵鍏ュ紡铏曠悊
楂橀�熸帴鍙ｅ寘鎷細涓茶ATA锛孉urora锛�1G浠ュお缍�(w菐ng)锛孭CI
Express锛孫BSAI锛孋PRI锛孍PON锛孏PON锛孌isplayPort鍜孹AUI
鏅�(sh铆)闁擄細2023/8/7 16:55:17
闁辫畝锛�461
