鍨嬭櫉(h脿o)锛歑C6SLX75-2CSG484C
銆�銆�灏佽�濓細CSG484
銆�銆�閫熷害绛夌礆(j铆)锛�-2
銆�銆�閭忚集鍠�鍏冩��(sh霉)閲忥細75000
銆�銆�閰嶇疆闁冨瓨锛氱劇(w煤)鍏�(n猫i)缃�
銆�銆�RAM 鏁�(sh霉)閲忥細516KB
銆�銆�DSP Slice 鏁�(sh霉)閲忥細160
銆�銆�I/O 鏁�(sh霉)閲忥細336
銆�銆�宸ヤ綔闆诲�擄��1.2V 鏍稿績锛�1.5V/1.8V/2.5V/3.3V I/O
銆�銆�宸ヤ綔婧�搴﹁寖鍦嶏細鍟嗘��(y猫)绱�(j铆)锛�0掳C 鑷� 70掳C锛夋垨宸ユキ(y猫)绱�(j铆)锛�-40掳C 鑷� 85掳C锛�

XC6SLX75-2CSG484C 鎻愪緵浜嗗挤(qi谩ng)澶х殑鍙�绶ㄧ▼閭忚集鑳藉��锛屾敮鎸佺敤鎴�(h霉)鏍规摎(j霉)闇�姹傞潏娲诲畾鍒跺姛鑳姐�傚畠闆嗘垚浜嗚睈瀵岀殑纭�浠惰硣婧�锛屽寘鎷�澶ч�� CLB锛圕onfigurable Logic Block锛�銆丅lock RAM 鍜� DSP Slice銆�
銆�銆�姝ゅ��锛孲partan-6 绯诲垪閭勫紩鍏ヤ簡灏�(zhu膩n)闁�(m茅n)鐨� SelectIO 鎶�琛�(sh霉)锛屾敮鎸佸�氱ó妯�(bi膩o)婧�(zh菙n)鎺ュ彛鍗�(xi茅)璀�锛屽苟涓斿吋瀹逛笉鍚岀殑淇¤櫉(h脿o)闆诲钩銆�
銆�銆�鍦ㄥ姛鑰楃�＄悊鏂归��锛岃┎鑺�鐗囬噰鐢ㄤ�� Power-on-Reset 鍜屽嫊(d貌ng)鎱�(t脿i)鍔熻�楀劒(y艒u)鍖栨妧琛�(sh霉)锛岃兘澶犳湁鏁堥檷浣庣郴绲�(t菕ng)閬�(y霉n)琛屾檪(sh铆)鐨勮兘婧愭秷鑰�銆�
銆�銆�闁�(k膩i)鐧�(f膩)宸ュ叿鏂归潰锛岀敤鎴�(h霉)鍙�浠ヤ娇鐢� Xilinx ISE Design Suite 鎴� Vivado 瑷�(sh猫)瑷�(j矛)鐠�(hu谩n)澧冮��(j矛n)琛岃ō(sh猫)瑷�(j矛)杓稿叆銆佺稖鍚堛�佸竷灞�甯冪窔浠ュ強浠跨湡椹�(y脿n)璀夌瓑鎿嶄綔銆�

瑭茶姱鐗囧唬娉涙噳(y墨ng)鐢ㄤ簬澶氱ó闋�(l菒ng)鍩�锛屼緥濡傦細
銆�銆�1. 宸ユキ(y猫)鑷�鍕�(d貌ng)鍖栬ō(sh猫)鍌欎腑鐨勬暩(sh霉)鎿�(j霉)閲囬泦鑸囨帶鍒剁郴绲�(t菕ng)銆�
銆�銆�2. 瑕栭牷鐩�(ji膩n)鎺цō(sh猫)鍌欎腑鐨勫湒鍍忚檿鐞嗚垏鍌宠几妯″�娿��
銆�銆�3. 閫氫俊鍩虹珯涓�鐨勪俊铏�(h脿o)铏曠悊鍠�鍏�銆�
銆�銆�4. 閱�(y墨)鐧傛垚鍍忚ō(sh猫)鍌欎腑鐨勫��(sh铆)鏅�(sh铆)鏁�(sh霉)鎿�(j霉)铏曠悊寮曟搸銆�
銆�銆�5. 娑堣不(f猫i)闆诲瓙椤�(l猫i)鐢�(ch菐n)鍝佷腑鐨勫湒褰㈠姞閫熷櫒鎴栧祵鍏ュ紡鎺у埗鍣�銆�
銆�銆�鐢变簬鍏堕珮鎬�?x煤n)r(ji脿)姣斿拰闈堟椿鎬�锛孹C6SLX75 鎴愮偤瑷卞�氬伐绋嬪斧鍦ㄨ��(sh猫)瑷�(j矛)涓�灏忓�� FPGA 绯荤当(t菕ng)鏅�(sh铆)鐨勯�栭伕鏂规�堛��

XC6SLX75T-2FGG484C
銆�銆�XC6SLX75-3CSG484C
銆�銆�XC6SLX75T-3FGG484C