XC6SLX45T-4FGG484C 鏅傞枔锛�2025/4/30 9:36:08 闁辫畝锛�30

XC6SLX45T-4FGG484C 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Spartan-6 绯诲垪 FPGA 鑺墖涓殑涓€鍊嬪瀷铏�銆傝┎绯诲垪鑺墖浠ュ叾楂樻€у児姣斿拰闈堟椿鎬ц憲绋�锛岄仼鐢ㄤ簬澶氱ó宸ユキ(y猫)銆侀€氫俊鍜屾秷璨婚鎳�(y墨ng)鐢�銆俋C6SLX45T 灞簬涓瓑瑕�(gu墨)妯＄殑 FPGA 鍣ㄤ欢锛屽叿鍌欒睈瀵岀殑閭忚集璩囨簮銆佸祵鍏ュ紡瀛樺劜鍣ㄥ浠ュ強 DSP 妯″锛岄仼鍚堝鐝�(xi脿n)寰�(f霉)闆滅畻娉曟垨鎺ュ彛姗嬫帴鍔熻兘銆傚叾灏佽褰㈠紡鐐� FGG484锛屽叿鏈� 484 寮曡叧锛岃兘澶犳豢瓒抽珮鎬ц兘鍜屽 I/O 鎳�(y墨ng)鐢ㄧ殑闇€姹�銆�
銆€銆€閫欐 FPGA 鎻愪緵浜嗛潏娲荤殑鍙法绋嬮倧杓祼(ji茅)妲�(g貌u)锛屽厑瑷辩敤鎴舵牴鎿�(j霉)鍏烽珨闇€姹傚畾鍒惰ō(sh猫)瑷�锛屽悓鏅傞倓闆嗘垚浜嗚ū澶氱‖鏍告ā濉婁互鎻愬崌鎬ц兘骞堕檷浣庡姛鑰�銆�

鍙冩暩(sh霉)

绯诲垪锛歋partan-6
銆€銆€鍨嬭櫉锛歑C6SLX45T-4FGG484C
銆€銆€灏佽锛欶GG484
銆€銆€閫熷害绛夌礆锛�-4
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細绱� 28,600 鍊� CLB 鍒囩墖
銆€銆€鏌ユ壘琛� (LUT) 鏁�(sh霉)閲忥細绱� 57,200 鍊�
銆€銆€瑙哥櫦(f膩)鍣ㄦ暩(sh霉)閲忥細绱� 57,200 鍊�
銆€銆€Block RAM 瀹归噺锛�516 Kb
銆€銆€DSP Slice 鏁�(sh霉)閲忥細90 鍊�
銆€銆€閰嶇疆妯″紡锛歋electMAP銆丮aster SPI銆丼lave SPI銆丼lave BPI
銆€銆€宸ヤ綔闆诲锛氭牳蹇冮浕澹� 1.2V锛孖/O 闆诲 1.8V/2.5V/3.3V
銆€銆€鏈€澶ф檪閻橀牷鐜囷細楂橀仈(d谩) 367 MHz锛堣鍏烽珨瑷�(sh猫)瑷堣€屽畾锛�
銆€銆€婧害鑼冨湇锛氬晢妤�(y猫)绱氾紙0掳C 鑷� 85掳C锛�

鐗规€�

XC6SLX45T-4FGG484C 鎻愪緵浜嗗崜瓒婄殑鎬ц兘鑸囦綆鍔熻€楃壒榛�銆傚畠鎿佹湁澶ч噺鐨勯倧杓柈鍏冿紝鍙互鏀寔寰�(f霉)闆滅殑鏁�(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�(w霉)銆傛澶�锛屽叾鍏�(n猫i)缃殑 Block RAM 鍜屽垎甯冨紡 RAM 鑳藉婊胯冻鏁�(sh霉)鎿�(j霉)绶╁瓨闇€姹�锛岃€� DSP Slice 鍓囩偤闇€瑕侀珮鎬ц兘瑷堢畻鐨勬噳(y墨ng)鐢ㄦ彁渚涗簡纭欢鍔犻€熻兘鍔涖€�
銆€銆€瑭插櫒浠舵敮鎸佸绋厤缃ā寮�锛屼究浜庣敤鎴舵牴鎿�(j霉)瀵﹂殯鐠�(hu谩n)澧冮伕鎿囨渶鍚堥仼鐨勫姞杓夋柟寮�銆傚悓鏅傦紝瀹冮倓鍏峰倷闈堟椿鐨� I/O 妯�(bi膩o)婧�(zh菙n)鍏煎鎬�锛屽彲浠ヨ紩鏉惧皪鎺ュ悇绋瑷�(sh猫)鍜岀郴绲�(t菕ng)绲勪欢銆�
銆€銆€鐐轰簡绨″寲闁嬬櫦(f膩)娴佺▼锛孹ilinx 鎻愪緵浜嗗挤(qi谩ng)澶х殑闁嬬櫦(f膩)宸ュ叿閺堬紝鍖呮嫭 ISE Design Suite锛屽公鍔╁伐绋嬪斧蹇€熷畬鎴愬緸瑷�(sh猫)瑷堣几鍏ュ埌鏈€绲傜法绋嬬殑鏁村€嬮亷绋嬨€�
銆€銆€姝ゅ锛孲partan-6 绯诲垪 FPGA 鐨勬灦妲�(g貌u)缍�(j墨ng)閬庡劒(y艒u)鍖�锛屽湪淇濇寔浣庢垚鏈殑鍚屾檪瀵︾従(xi脿n)浜嗚壇濂界殑鎬ц兘琛ㄧ従(xi脿n)锛屼娇鍏舵垚鐐鸿ū澶氬祵鍏ュ紡绯荤当(t菕ng)鐨勭悊鎯抽伕鎿�銆�

鎳�(y墨ng)鐢�

XC6SLX45T-4FGG484C 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬鍚勯闆诲瓙瑷�(sh猫)鍌欎腑锛屽父瑕嬬殑闋�(l菒ng)鍩熷寘鎷絾涓嶉檺浜庯細
銆€銆€1. 宸ユキ(y猫)鑷嫊鍖� - 瀵︾従(xi脿n)鎺у埗閭忚集銆侀亱鍕曟帶鍒跺拰瀵︽檪鏁�(sh霉)鎿�(j霉)閲囬泦銆�
銆€銆€2. 閫氫俊瑷�(sh猫)鍌� - 鐢ㄤ簬鍗�(xi茅)璀拌綁(zhu菐n)鎻�銆佸熀甯惰檿鐞嗗強淇¤櫉瑾�(di脿o)鐞�銆�
銆€銆€3. 閱�(y墨)鐧傚剙鍣� - 鏀寔鍦栧儚铏曠悊銆佸偝鎰熷櫒铻嶅悎绛夊姛鑳姐€�
銆€銆€4. 娑堣不闆诲瓙鐢�(ch菐n)鍝� - 鎻愪緵瑕栭牷鎺ュ彛姗嬫帴銆侀煶瑕栭牷绶ㄨВ纰煎姞閫熺瓑鏈嶅嫏(w霉)銆�
銆€銆€5. 姹借粖闆诲瓙 - 鐢ㄤ簬 ADAS 绯荤当(t菕ng)涓殑鏁�(sh霉)鎿�(j霉)铏曠悊鑸囧偝杓�銆�
銆€銆€6. 杌嶄簨鑸囪埅绌鸿埅澶� - 鍩�(zh铆)琛岄棞(gu膩n)閸典换鍕�(w霉)绠楁硶鎴栦綔鐐哄祵鍏ュ紡鎺у埗鍣ㄤ娇鐢�銆�