鍨嬭櫉锛歑C6SLX45-L1FGG676I
銆�銆�绯诲垪锛歋partan-6
銆�銆�鍝佺墝锛歑ilinx
銆�銆�閭忚集鍠�鍏冩��(sh霉)閲忥細绱� 45,000 鍊�
銆�銆�閰嶇疆闁冨瓨锛氱劇鍏�(n猫i)閮ㄩ杻瀛�锛岄渶澶栨帴閰嶇疆鑺�鐗�
銆�銆�鏈�澶х敤鎴� I/O 鏁�(sh霉)閲忥細396
銆�銆�DSP Slice 鏁�(sh霉)閲忥細180
銆�銆�Block RAM 瀹归噺锛�2.1 Mb
銆�銆�宸ヤ綔闆诲�擄細鏍稿績闆诲�� 1.0V锛孖/O 闆诲�� 1.5V/1.8V/2.5V/3.3V
銆�銆�灏佽�濋�炲瀷锛欶GG676
銆�銆�閫熷害绛夌礆锛歀1

XC6SLX45-L1FGG676I 鐨勪富瑕佺壒鎬у寘鎷�浠ヤ笅骞鹃粸锛�
銆�銆�1. 楂樻�ц兘鑸囦綆鎴愭湰锛氬熀浜� 45nm 宸ヨ棟鎶�琛�(sh霉)锛屾彁渚涗簡寮峰ぇ鐨勯倧杓�鍔熻兘锛屽悓鏅備繚鎸佽純浣庣殑鎴愭��銆�
銆�銆�2. 宓屽叆寮忓瓨鍎插櫒妯″�婏細鍖呭惈澶氶�� 2.1Mb 鐨� Block RAM锛屾敮鎸�?j菒n)?sh霉)鎿�(j霉)绶╁瓨鍜屽叾浠栧瓨鍎查渶姹�銆�
銆�銆�3. DSP Slice 鏀�鎸侊細鍏�(n猫i)缃� 180 鍊� DSP Slice锛屽皥闁�鐢ㄤ簬楂橀�熸暩(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�(w霉)銆�
銆�銆�4. 闈堟椿鐨� I/O 妯�(bi膩o)婧�(zh菙n)鏀�鎸侊細鍏煎�瑰�氱ó涓绘�� I/O 妯�(bi膩o)婧�(zh菙n)锛屽�� LVCMOS銆丩VDS 鍜� SSTL 绛夛紝閬╂噳(y墨ng)涓嶅悓鐨勬噳(y墨ng)鐢ㄧ挵(hu谩n)澧�銆�
銆�銆�5. 鍙�闈犳�у拰浣庡姛浜嗗湪楂樻�ц兘閬嬭�屾檪浠嶇劧缍�鎸佽純浣庣殑鍔熻�楁按骞�銆�
銆�銆�6. 澶氱ó鏅傞悩绠＄悊閬搁爡锛氶泦鎴� DCM 鍜� PLL 妯″��锛屾彁渚涢潏娲荤殑鏅傞悩鍒嗛厤鍜岄牷鐜囧悎鎴愯兘鍔涖��
銆�銆�7. 寮峰ぇ鐨勮��(di脿o)瑭﹀伐鍏锋敮鎸侊細閫氶亷 ChipScope Pro 宸ュ叿瀵︾従(xi脿n)鐗囦笂瑾�(di脿o)瑭�锛岀啊鍖栭枊鐧�(f膩)娴佺▼銆�
銆�銆�8. 寤ｆ硾鐨勬噳(y墨ng)鐢ㄩ牁(l菒ng)鍩燂細寰炴秷璨婚浕瀛愬埌宸ユキ(y猫)鑷�鍕曞��锛屽啀鍒伴�氫俊鍩虹��(ch菙)瑷�(sh猫)鏂斤紝閫欐�� FPGA 閮借兘鍕濅换銆�

XC6SLX45-L1FGG676I 琚�寤ｆ硾鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆�銆�1. 宓屽叆寮忚�栬�虹郴绲�(t菕ng)锛氫緥濡傚伐妤�(y猫)鐩告��銆佽�栭牷鐩�(ji膩n)鎺цō(sh猫)鍌欑瓑锛屽埄鐢ㄥ叾 DSP Slice 閫茶�屽湒鍍忚檿鐞嗐��
銆�銆�2. 鏁�(sh霉)鎿�(j霉)閫氫俊鎺ュ彛锛氱敤浣滃崝(xi茅)璀拌綁(zhu菐n)鎻涘櫒鎴栨�嬫帴鑺�鐗�锛屽湪涓嶅悓閫氫俊妯�(bi膩o)婧�(zh菙n)涔嬮枔閫茶�屾��(sh霉)鎿�(j霉)浜ゆ彌銆�
銆�銆�3. 宸ユキ(y猫)鎺у埗锛氬�︾��(xi脿n)寰�(f霉)闆滅殑瀵︽檪鎺у埗绯荤当(t菕ng)锛屼緥濡傞亱鍕曟帶鍒�銆丳LC 鍜� CNC 瑷�(sh猫)鍌�銆�
銆�銆�4. 娑堣不椤為浕瀛愮敘(ch菐n)鍝侊細濡傞煶闋昏檿鐞嗗櫒銆佹父鎴叉�熸帶鍒跺櫒绛夛紝鍒╃�� FPGA 鐨勯潏娲绘�у揩閫熼熆鎳�(y墨ng)甯傚牬闇�姹�銆�
銆�銆�5. 閱�(y墨)鐧傝ō(sh猫)鍌欙細濡傝秴鑱叉尝鍎�鍣�銆佸績闆诲湒鐩�(ji膩n)娓�鍎�绛�锛屼緷闈犲叾楂樻晥鐨勬暩(sh霉)鎿�(j霉)铏曠悊鑳藉姏鍜屽彲闈犳��銆�
銆�銆�6. 娓�瑭︽脯閲忓剙鍣�锛氱敤浜庣ず娉㈠��銆佷俊铏熺櫦(f膩)鐢熷櫒绛夎ō(sh猫)鍌�锛屾彁渚涚簿纰虹殑淇¤櫉鐢熸垚鍜岄噰闆嗗姛鑳�銆�

XC6SLX45T-2FGG484I
銆�銆�XC6SLX45T-3FGG484I
銆�銆�XC6SLX45T-2CSG324C
銆�銆�XC6SLX45T-3CSG324C