XC6SLX25-2FGG484I 鏅傞枔锛�2025/5/10 9:25:26 闁辫畝锛�20

XC6SLX25-2FGG484I 鏄� Xilinx 鍏徃 Spartan-6 绯诲垪 FPGA 鐨勪竴鍊嬪瀷铏�銆係partan-6 FPGA 绲�(ji茅)鍚堜簡鎴愮啛鐨� 45nm 宸ヨ棟鎶€琛�(sh霉)鑸囧壍(chu脿ng)鏂扮殑鏋舵(g貌u)鐗规€э紝鑳藉浠ヤ綆鎴愭湰鎻愪緵楂樻€ц兘鍜屼綆鍔熻€楃殑瑙ｆ焙鏂规銆傝┎鍣ㄤ欢閬╃敤浜庡悇绋噳(y墨ng)鐢ㄩ牁(l菒ng)鍩�锛屽宸ユキ(y猫)鎺у埗銆侀€氫俊鍩虹(ch菙)瑷�(sh猫)鏂姐€佹秷璨�(f猫i)闆诲瓙浠ュ強姹借粖绛�銆�
銆€銆€XC6SLX25 鏄� Spartan-6 绯诲垪涓殑杓冨皬瀹归噺鍣ㄤ欢锛屽叿鏈夎冻澶犵殑閭忚集璩囨簮鍜� I/O 鏁�(sh霉)閲�锛岄仼鍚堜腑浣庡京(f霉)闆滃害鐨勮ō(sh猫)瑷�(j矛)銆傚皝瑁濈偤 FGG484锛團ine-Pitch Ball Grid Array锛夛紝甯舵湁 484 鍊嬪紩鑵�锛屽悗缍� '-2' 琛ㄧず閫熷害绛夌礆鐐� -2锛岃€屽悗缍� 'I' 琛ㄧず鍏跺伐浣滄韩搴﹁寖鍦嶇偤宸ユキ(y猫)绱氾紙-40掳C 鑷� +100掳C锛�銆�

鍙冩暩(sh霉)

鍨嬭櫉锛歑C6SLX25-2FGG484I
銆€銆€绯诲垪锛歋partan-6
銆€銆€鍒堕€犲晢锛歑ilinx
銆€銆€灏佽椤炲瀷锛欶GG484
銆€銆€閫熷害绛夌礆锛�-2
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆€銆€閰嶇疆闁冨瓨锛氱劇鍏�(n猫i)缃杻瀛�
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細绱� 25,000
銆€銆€RAM 瀹归噺锛�1.6Mb
銆€銆€DSP Slice 鏁�(sh霉)閲忥細50
銆€銆€I/O 鏁�(sh霉)閲忥細336
銆€銆€闆绘簮闆诲锛氭牳蹇� 1.2V锛岃紨鍔� 3.3V 鍜� 2.5V

鐗规€�

Spartan-6 绯诲垪 FPGA 鎻愪緵浜嗕竴绋珮搴﹂泦鎴愮殑鍙法绋嬮倧杓В姹烘柟妗�锛屼富瑕佺壒鎬у寘鎷細
銆€銆€1. 闆欓厤缃ā寮忔敮鎸侊紙寰炰覆琛屽瑷�(sh猫)鎺ュ彛 SPI 鎴� PROM 閰嶇疆锛�
銆€銆€2. 鍏�(n猫i)宓� Block RAM 鍜屽垎甯冨紡 RAM 璩囨簮锛岀敤浜庡(sh铆)鐝�(xi脿n)寰�(f霉)闆滅殑鏁�(sh霉)鎿�(j霉)瀛樺劜鍔熻兘
銆€銆€3. 楂樻€ц兘 DSP Slice 鏀寔楂樼簿搴︽暩(sh霉)瀛�(xu茅)閬�(y霉n)绠�
銆€銆€4. 澧炲挤(qi谩ng)鐨勬檪閻樼鐞嗘ā濉婏紙Clock Management Tile锛孋MT锛�锛屽寘鍚� PLL 鍜� DCM
銆€銆€5. 纭牳鐭ヨ瓨鐢�(ch菐n)娆�(qu谩n)妯″锛堜緥濡� Ethernet 鎺ュ彛锛夐檷浣庤ō(sh猫)瑷�(j矛)寰�(f霉)闆滄€�
銆€銆€6. 鏀寔澶氱ó楂橀€熷樊鍒嗕俊铏熸(bi膩o)婧�(zh菙n)锛屽 LVDS銆丷SDS 绛�
銆€銆€7. 鍏�(n猫i)缃� SelectIO 鎶€琛�(sh霉)锛屾敮鎸侀潏娲荤殑 I/O 妯�(bi膩o)婧�(zh菙n)
銆€銆€8. 鏀寔閮ㄥ垎閲嶉厤缃紝鍏佽ū鍕曟厠(t脿i)鏇存柊閮ㄥ垎瑷�(sh猫)瑷�(j矛)鑰屼笉褰遍熆鍏朵粬鍔熻兘
銆€銆€9. 缍�(j墨ng)閬庡劒(y艒u)鍖栫殑浣庡姛鑰楁灦妲�(g貌u)锛岄仼鍚堜究鏀滃紡瑷�(sh猫)鍌欏拰鍏朵粬灏嶅姛鑰楁晱鎰熺殑鎳�(y墨ng)鐢ㄥ牬鏅�

鎳�(y墨ng)鐢�

XC6SLX25-2FGG484I 鐨勫吀鍨嬫噳(y墨ng)鐢ㄥ牬鏅寘鎷絾涓嶉檺浜庝互涓嬮牁(l菒ng)鍩燂細
銆€銆€1. 宸ユキ(y猫)鑷嫊鍖栫郴绲�(t菕ng)涓殑鎺у埗鍣ㄥ拰鏁�(sh霉)鎿�(j霉)閲囬泦妯″
銆€銆€2. 娑堣不(f猫i)椤為浕瀛愮敘(ch菐n)鍝�锛屽楂樻竻瑕栭牷铏曠悊鍜屽湒鍍忛’绀烘帶鍒�
銆€銆€3. 閫氫俊闋�(l菒ng)鍩熺殑鍗�(xi茅)璀拌綁(zhu菐n)鎻涘櫒鍜岀恫(w菐ng)绲�(lu貌)鎺ュ彛鍗�
銆€銆€4. 閱�(y墨)鐧傝ō(sh猫)鍌欎腑鐨勪俊铏熻檿鐞嗗柈鍏�
銆€銆€5. 姹借粖闆诲瓙绯荤当(t菕ng)鐨勫(sh铆)鏅傛暩(sh霉)鎿�(j霉)鐩�(ji膩n)鎺ц垏铏曠悊
銆€銆€6. 宓屽叆寮忚瑕虹郴绲�(t菕ng)锛屽鏀濆儚闋偝鎰熷櫒鎺ュ彛鍜屽湒鍍忛爯(y霉)铏曠悊
銆€銆€7. 娓│娓噺鍎€鍣ㄤ腑鐨勪俊铏熺敓鎴愯垏鍒嗘瀽妯″
銆€銆€鐢变簬鍏跺叿鍌欒壇濂界殑鎬у児姣斿拰璞愬瘜鐨勮硣婧愰厤缃�锛岃┎鍣ㄤ欢闈炲父閬╁悎闇€瑕佷竴瀹氳(gu墨)妯￠倧杓硣婧愪絾鍙堜笉杩芥眰瓒呴珮鎬ц兘鐨勫牬鍚�銆�