XC6SLX16-L1CPG196I 鏅傞枔锛�2025/5/8 9:42:32 闁辫畝锛�26

XC6SLX16-L1CPG196I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Spartan-6 绯诲垪 FPGA 鑺墖涓殑涓€鍊嬪瀷铏熴€係partan-6 绯诲垪鏄綆鎴愭湰銆佷綆鍔熻€楃殑鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪锛岄仼鐢ㄤ簬娑堣不(f猫i)闆诲瓙銆佸伐妤�(y猫)鎺у埗銆侀€氫俊瑷�(sh猫)鍌欑瓑闋�(l菒ng)鍩熺殑鎳�(y墨ng)鐢�銆�
銆€銆€瑭插瀷铏熼噰鐢� 40nm 鍒堕€犲伐钘濓紝鍏锋湁璞愬瘜鐨勯倧杓硣婧愬拰 I/O 鎺ュ彛閰嶇疆閬搁爡锛屾敮鎸佸祵鍏ュ紡铏曠悊鍣ㄧ‖鏍稿拰杌熸牳瑷�(sh猫)瑷堬紝鑳藉婊胯冻澶氱ó寰�(f霉)闆滅殑鏁�(sh霉)瀛椾俊铏熻檿鐞嗛渶姹�銆�

鍙冩暩(sh霉)

閭忚集鍠厓锛�23872
銆€銆€Block RAM锛�1132Kb
銆€銆€DSP Slice锛�48
銆€銆€I/O 鏁�(sh霉)閲忥細158
銆€銆€閰嶇疆妯″紡锛氬緸 SPI 鎴� BPI Flash 鍟熷嫊
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆€銆€灏佽褰㈠紡锛欳G196锛�19x19mm锛�0.8mm 寮曡叧闁撹窛锛�

鐗规€�

XC6SLX16-L1CPG196I 鎻愪緵浜嗛珮鎬у児姣旂殑 FPGA 瑙ｆ焙鏂规锛屽叿鏈変互涓嬬壒榛�(di菐n)锛�
銆€銆€1. 鏀寔楂樻€ц兘閭忚集鎿嶄綔鍜岄潏娲荤殑鏅傞悩绠＄悊銆�
銆€銆€2. 鍏�(n猫i)缃� Block RAM 鍜屽垎甯冨紡 RAM锛岄仼鍚堟暩(sh霉)鎿�(j霉)瀛樺劜鍜岃檿鐞嗕换鍕�(w霉)銆�
銆€銆€3. 閰嶅倷 DSP Slice锛岀敤浜庡姞閫熶箻娉曠疮鍔犵瓑鏁�(sh霉)瀛�(xu茅)閬�(y霉n)绠�銆�
銆€銆€4. 鏀寔澶氱ó澶栬ō(sh猫)鎺ュ彛锛屽 PCIe銆乁SB銆佷互澶恫(w菐ng)绛夈€�
銆€銆€5. 鎻愪緵寮�(qi谩ng)澶х殑宓屽叆寮忚檿鐞嗗櫒鏀寔锛屽寘鎷� MicroBlaze 鍜� PowerPC 纭牳铏曠悊鍣�銆�
銆€銆€6. 鍏锋湁澶氱ó閰嶇疆閬搁爡鍜岄潏娲荤殑闆绘簮绠＄悊鍔熻兘锛岄仼鍚堜究鏀滃紡鍜屼綆鍔熻€楁噳(y墨ng)鐢ㄣ€�
銆€銆€7. 鏀寔 Xilinx 鐨勯枊鐧�(f膩)宸ュ叿閺�锛屽寘鎷� ISE Design Suite 鍜� Vivado Design Suite锛屼究浜庣敤鎴堕€�(j矛n)琛岃ō(sh猫)瑷堝拰浠跨湡銆�

鎳�(y墨ng)鐢�

XC6SLX16-L1CPG196I 涓昏鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 娑堣不(f猫i)椤為浕瀛愮敘(ch菐n)鍝�锛屽闊抽牷/瑕栭牷绶ㄨВ纰煎櫒銆佸湒鍍忚檿鐞嗚姱鐗�銆�
銆€銆€2. 宸ユキ(y猫)鑷嫊鍖栬垏鎺у埗锛屽閬�(y霉n)鍕曟帶鍒跺櫒銆丳LC 瑷�(sh猫)鍌�銆�
銆€銆€3. 閫氫俊绯荤当(t菕ng)锛屽鍩哄付铏曠悊鍣�銆佸崝(xi茅)璀拌綁(zhu菐n)鎻涘櫒銆�
銆€銆€4. 閱�(y墨)鐧傝ō(sh猫)鍌�锛屽瓒呰伈娉㈡垚鍍忓剙銆佸績闆诲湒鐩�(ji膩n)娓剙銆�
銆€銆€5. 姹借粖闆诲瓙锛屽杌婅級淇℃伅濞涙▊绯荤当(t菕ng)銆丄DAS 杓斿姪椐曢妯″銆�
銆€銆€6. 绉戝(xu茅)鐮旂┒锛屽鏁�(sh霉)鎿�(j霉)閲囬泦鑸囧垎鏋愬剙鍣�銆�