XC6SLX150T-2FG900I 鏅�(sh铆)闁擄細2025/5/10 10:18:39 闁辫畝锛�20

XC6SLX150T-2FG900I 鏄� Xilinx 鍏徃 Spartan-6 绯诲垪 FPGA 鐨勪竴绋瀷铏�(h脿o)锛屽爆浜庨珮鎬ц兘銆佷綆鍔熻€楃殑鐝�(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄ｅ垪銆係partan-6 绯诲垪 FPGA 閲濆皪(du矛)宓屽叆寮忚瑕�(ju茅)銆佸伐妤�(y猫)鑷嫊(d貌ng)鍖栧拰閫氫俊鎳�(y墨ng)鐢ㄩ€�(j矛n)琛屼簡鍎�(y艒u)鍖栵紝鎻愪緵璞愬瘜鐨勯倧杓硣婧愬拰 I/O 鍙厤缃€�銆�
銆€銆€瑭插櫒浠堕噰鐢� 45nm 宸ヨ棟鍒堕€�锛屽叿鏈夊挤(qi谩ng)澶х殑 DSP 鐗囧拰 Block RAM 璩囨簮锛岄仼鐢ㄤ簬闇€瑕侀珮鏁堣檿鐞嗚兘鍔涘拰闈堟椿鎺ュ彛鐨勮ō(sh猫)瑷�(j矛)鍫�(ch菐ng)鏅�銆�

鍙冩暩(sh霉)

鍨嬭櫉(h脿o)锛歑C6SLX150T-2FG900I
銆€銆€绯诲垪锛歋partan-6
銆€銆€灏佽锛欶G900
銆€銆€閫熷害绛夌礆(j铆)锛�-2
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細150K
銆€銆€閰嶇疆闁冨瓨锛氫笉鏀寔鐗囦笂闁冨瓨锛堥渶澶栫疆閰嶇疆鑺墖锛�
銆€銆€DSP Slice 鏁�(sh霉)閲忥細360
銆€銆€Block RAM 鏁�(sh霉)閲忥細1280KB
銆€銆€I/O 寮曡叧鏁�(sh霉)锛�656
銆€銆€宸ヤ綔闆诲锛�1.2V 鏍稿績闆诲 / 1.5V 鎴� 1.8V I/O 闆诲
銆€銆€婧害鑼冨湇锛�-40掳C 鑷� +85掳C 鍟嗘キ(y猫)绱�(j铆)

鐗规€�

XC6SLX150T-2FG900I 鎻愪緵浜嗗崜瓒婄殑鎬ц兘鑸囬潏娲绘€э紝鍏朵富瑕佺壒鎬у寘鎷細
銆€銆€1. 鍏�(n猫i)缃ぇ閲忛倧杓柈鍏冨拰瀛樺劜(ch菙)鍣ㄥ锛岄仼鍚堝京(f霉)闆滅畻娉曞(sh铆)鐝�(xi脿n)銆�
銆€銆€2. 鍖呭惈灏堥杸瑷�(sh猫)瑷�(j矛)鐨� DSP Slice锛岃兘澶犲姞閫熶箻娉曠疮鍔犵瓑閬�(y霉n)绠�锛岄潪甯搁仼鍚堟暩(sh霉)瀛椾俊铏�(h脿o)铏曠悊浠诲嫏(w霉)銆�
銆€銆€3. 鏀寔澶氱ó閰嶇疆妯″紡锛屽寘鎷緸澶栭儴涓茶 PROM 鍔犺級鎴栭€氶亷(gu貌) JTAG 鎺ュ彛閫�(j矛n)琛岄厤缃�銆�
銆€銆€4. 鎻愪緵闈堟椿鐨勬檪(sh铆)閻樼鐞嗗姛鑳�锛屽寘鎷� PLL 鍜� DCM 妯″锛屽彲浠ョ敓鎴愮簿纰虹殑鏅�(sh铆)閻樹俊铏�(h脿o)銆�
銆€銆€5. 鍏锋湁璞愬瘜鐨� I/O 璩囨簮锛屽苟涓旀敮鎸佸绋(bi膩o)婧�(zh菙n)鍗�(xi茅)璀�锛屽 LVDS銆丳CI Express 鍜� Gigabit Transceivers銆�
銆€銆€6. 浣跨敤 45nm CMOS 宸ヨ棟鎶€琛�(sh霉)锛屽湪淇濊瓑楂樻€ц兘鐨勫悓鏅�(sh铆)闄嶄綆鍔熻€�銆�
銆€銆€7. 闆嗘垚浜嗗垎甯冨紡鍏�(n猫i)瀛樺拰 Block RAM锛屼究浜庢暩(sh霉)鎿�(j霉)绶╁瓨鍜� FIFO 瑷�(sh猫)瑷�(j矛)銆�
銆€銆€8. 鎻愪緵鍏ㄩ潰鐨勮ō(sh猫)瑷�(j矛)宸ュ叿鏀寔锛屼緥濡� ISE Design Suite锛岀啊(ji菐n)鍖栭枊鐧�(f膩)娴佺▼銆�

鎳�(y墨ng)鐢�

瑭� FPGA 鍣ㄤ欢寤ｆ硾鎳�(y墨ng)鐢ㄤ簬澶氬€�(g猫)闋�(l菒ng)鍩燂細
銆€銆€1. 宸ユキ(y猫)鎺у埗锛氬(sh铆)鏅�(sh铆)鏁�(sh霉)鎿�(j霉)閲囬泦鍜岃檿鐞嗐€侀亱(y霉n)鍕�(d貌ng)鎺у埗銆�
銆€銆€2. 宓屽叆寮忚瑕�(ju茅)锛氬湒鍍忚檿鐞嗐€佹(j墨)鍣ㄨ瑕�(ju茅)銆�
銆€銆€3. 閫氫俊瑷�(sh猫)鍌欙細鍩哄付淇¤櫉(h脿o)铏曠悊銆佸崝(xi茅)璀拌綁(zhu菐n)鎻涖€�
銆€銆€4. 娑堣不(f猫i)闆诲瓙锛氳闋荤法瑙ｇ⒓銆侀煶闋昏檿鐞嗐€�
銆€銆€5. 閱�(y墨)鐧傚剙鍣細瓒呰伈娉㈡垚鍍�銆佹暩(sh霉)鎿�(j霉)娴佸偝杓�銆�
銆€銆€6. 姹借粖闆诲瓙锛欰DAS 杓斿姪椐曢绯荤当(t菕ng)涓殑鏁�(sh霉)鎿�(j霉)铻嶅悎鑸囪檿鐞�銆�
銆€銆€鐢变簬鍏堕珮闆嗘垚搴﹀拰闈堟椿鎬э紝XC6SLX150T-2FG900I 鎴愮偤鐪惧寰�(f霉)闆滅郴绲�(t菕ng)鐨勭悊鎯抽伕鎿�銆�