XC6SLX150-L1FGG676I 鏅�(sh铆)闁擄細2025/5/8 16:50:50 闁辫畝锛�23

XC6SLX150-L1FGG676I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Spartan-6 绯诲垪 FPGA 涓殑涓€鍊�(g猫)鍨嬭櫉(h脿o)銆傝┎绯诲垪 FPGA 閲濆皪(du矛)涓鎳�(y墨ng)鐢ㄩ€�(j矛n)琛屼簡鍎�(y艒u)鍖�锛屾彁渚涢珮鎬ц兘銆佷綆鍔熻€楀拰闈堟椿鐨� I/O 鏀寔锛岄仼鐢ㄤ簬閫氫俊銆佸伐妤�(y猫)鎺у埗銆佹秷璨�(f猫i)闆诲瓙浠ュ強閱�(y墨)鐧傝ō(sh猫)鍌欑瓑闋�(l菒ng)鍩熺殑澶氱ó鎳�(y墨ng)鐢ㄥ牬鏅�銆�
銆€銆€姝ゅ櫒浠跺熀浜� 40nm 宸ヨ棟鎶€琛�(sh霉)鍒堕€�锛屽叿鏈夎睈瀵岀殑閭忚集璩囨簮銆佹暩(sh霉)瀛椾俊铏�(h脿o)铏曠悊 (DSP) 妯″銆佸瓨鍎�(ch菙)鍣ㄥ浠ュ強宓屽叆寮忓 RAM锛岃兘澶犳豢瓒冲京(f霉)闆滆ō(sh猫)瑷�(j矛)鐨勯渶姹�銆�

鍙冩暩(sh霉)

鍨嬭櫉(h脿o)锛歑C6SLX150-L1FGG676I
銆€銆€绯诲垪锛歋partan-6
銆€銆€宸ヨ棟鍒剁▼锛�40nm
銆€銆€閰嶇疆妯″紡锛歋lave Serial
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細绱� 150,000
銆€銆€DSP Slice 鏁�(sh霉)閲忥細320
銆€銆€Block RAM 瀹归噺锛�2,752 KB
銆€銆€I/O 寮曡叧鏁�(sh霉)锛�444
銆€銆€灏佽椤炲瀷锛欶GG676
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +85掳C
銆€銆€闆绘簮闆诲锛�1.2V 鏍稿績闆诲锛岃紨鍔╅浕婧� 1.8V/2.5V/3.3V

鐗规€�

XC6SLX150-L1FGG676I 鎻愪緵浜嗗挤(qi谩ng)澶х殑鍙法绋嬮倧杓硣婧�锛屽寘鎷ぇ閲忕殑 CLB锛圕onfigurable Logic Blocks锛夌敤浜庡(sh铆)鐝�(xi脿n)寰�(f霉)闆滅殑绲勫悎鑸囬爢搴忛倧杓姛鑳�銆傛澶栵紝瀹冮倓闆嗘垚浜嗗皥闁€閲濆皪(du矛)涔樻硶绱姞鎿嶄綔鍎�(y艒u)鍖栫殑 DSP48A1 Slices锛屽緸鑰屾敮鎸侀珮鏁堢殑鏁�(sh霉)瀛椾俊铏�(h脿o)铏曠悊浠诲嫏(w霉)銆�
銆€銆€鑺墖鍏�(n猫i)閮ㄥ寘鍚ぇ瀹归噺鐨勫垎甯冨紡 RAM 鍜� Block RAM锛屽彲浠ョ敤渚嗘(g貌u)寤� FIFO 绶╂矕鍗€(q奴)鎴栧皬鍨嬪瓨鍎�(ch菙)鎺у埗鍣ㄧ瓑鍔熻兘妯″銆�
銆€銆€Spartan-6 绯诲垪鐗规湁鐨� SelectIO 鎶€琛�(sh霉)浣垮緱 XC6SLX150-L1FGG676I 鑳藉鍏煎鍚勭ó涓嶅悓鐨勬帴鍙ｆ(bi膩o)婧�(zh菙n)锛屽 LVCMOS銆丩VDS 鍜� mini-LVDS 绛夛紝妤靛ぇ澧炲挤(qi谩ng)浜嗗叾鍦ㄥ闋�(l菒ng)鍩熸噳(y墨ng)鐢ㄤ腑鐨勯潏娲绘€�銆�
銆€銆€鍙﹀锛岃┎娆� FPGA 閭勬敮鎸侀儴鍒嗛噸鏂伴厤缃妧琛�(sh霉)锛屽厑瑷辩敤鎴跺湪绯荤当(t菕ng)閬�(y霉n)琛屾湡闁撳嫊(d貌ng)鎱�(t脿i)鏇存柊鏌愪簺鍗€(q奴)鍩熺殑鍔熻兘锛岄€欏皪(du矛)浜庨渶瑕侀珮搴﹂仼鎳�(y墨ng)鎬х殑绯荤当(t菕ng)渚嗚鏄竴闋�(xi脿ng)闈炲父鏈夌敤鐨勫姛鑳姐€�

鎳�(y墨ng)鐢�

XC6SLX150-L1FGG676I 鍙唬娉涙噳(y墨ng)鐢ㄤ簬閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂藉缓瑷�(sh猫)锛屼緥濡傜劇绶氬熀绔欎腑鐨勫熀甯惰檿鐞嗗柈鍏�銆佸厜绾栨敹鐧�(f膩)鍣ㄧ殑鏁�(sh霉)鎿�(j霉)閫氶亾鍚屾闆昏矾绛�銆傚悓鏅�(sh铆)锛屽湪宸ユキ(y猫)鑷嫊(d貌ng)鍖栭牁(l菒ng)鍩燂紝瀹冨彲浠ョ敤渚嗛枊鐧�(f膩)閬�(y霉n)鍕�(d貌ng)鎺у埗鍗�銆佸湒鍍忛噰闆嗚垏铏曠悊瑁濈疆浠ュ強 CNC 鍔犲伐涓績鐨勬牳蹇冩帶鍒跺櫒銆�
銆€銆€娑堣不(f猫i)椤為浕瀛愮敘(ch菐n)鍝佹柟闈�锛岄€欐 FPGA 閬╁悎鐢ㄤ綔楂樻竻瑕栭牷绶ㄨВ纰煎姞閫熷櫒鎴栬€呮父鎴叉(j墨)鍏�(n猫i)鐨勫湒褰㈢敓鎴愬崝(xi茅)铏曠悊鍣�銆傚彟澶栵紝鍦ㄩ啱(y墨)鐧傛垚鍍忚ō(sh猫)鍌欎笂锛屼緥濡傝秴鑱叉尝瑷烘柗鍎€鍜� CT 鎺冩弿鍎€閲�锛屽畠鍙敤浜庡(sh铆)鏅�(sh铆)鏁�(sh霉)鎿�(j霉)閲囬泦鍙婇爯(y霉)铏曠悊宸ヤ綔銆�