鍨嬭櫉(h脿o)锛歑C6SLX100T-N3FGG900C
銆�銆�绯诲垪锛歋partan-6
銆�銆�閭忚集鍠�鍏冩��(sh霉)閲忥細绱� 100K
銆�銆�閰嶇疆闁冨瓨锛氱劇鍏�(n猫i)閮ㄩ杻瀛橈紙闇�澶栫疆閰嶇疆鑺�鐗囷��
銆�銆�I/O 寮曡叧鏁�(sh霉)锛氭渶澶� 584
銆�銆�灏佽�濋�炲瀷锛欶GG900锛�900 寮曡叧 Fine Pitch BGA锛�
銆�銆�宸ヤ綔婧�搴﹁寖鍦嶏��-40掳C 鑷� +100掳C
銆�銆�鏍稿績闆诲�擄��1.2V
銆�銆�杓稿叆/杓稿嚭闆诲�擄��1.5V/1.8V/2.5V/3.3V 鍙�閬�
銆�銆�鏅�(sh铆)閻樿硣婧愶細PLL 鍜� DCM
銆�銆�瀛樺劜(ch菙)鍣ㄨ硣婧愶細Block RAM 鏈�澶� 2798Kb锛孌istributed RAM 鏈�澶� 126Kb
銆�銆�DSP Slice 鏁�(sh霉)閲忥細360

1. 楂樻�ц兘鑸囦綆鍔熻�楋細
銆�銆�Spartan-6 FPGA 鐨勬灦妲�(g貌u)缍�(j墨ng)閬庡劒(y艒u)鍖�锛岃兘澶犲湪淇濊瓑楂樻�ц兘鐨勫悓鏅�(sh铆)闄嶄綆鍔熻��銆傞�氶亷浣跨敤 45nm 宸ヨ棟鎶�琛�(sh霉)鍒堕��锛岃┎绯诲垪鍣ㄤ欢鍦ㄩ潨鎱�(t脿i)鍔熻�楀拰鍕�(d貌ng)鎱�(t脿i)鍔熻�楁柟闈㈠潎琛ㄧ従(xi脿n)鍑鸿壊銆�
銆�銆�2. 闈堟椿鐨勫瓨鍎�(ch菙)鍣ㄨ硣婧愶細
銆�銆�XC6SLX100T-N3FGG900C 鍖呭惈澶ч噺鐨� Block RAM 鍜� Distributed RAM锛屽彲浠ユ豢瓒充笉鍚屾噳(y墨ng)鐢ㄥ牬鏅�涓嬬殑瀛樺��(ch菙)闇�姹�銆�
銆�銆�3. 宓屽叆寮� DSP 鏀�鎸侊��
銆�銆�鍏�(n猫i)缃�鐨� DSP Slice 鎻愪緵楂樻晥鐨勪箻娉曠疮鍔犻亱(y霉n)绠楄兘鍔涳紝鐗瑰垾閬╁悎鏁�(sh霉)瀛椾俊铏�(h脿o)铏曠悊浠诲嫏(w霉)銆�
銆�銆�4. 澶氭ǎ鍖栫殑 I/O 鏀�鎸侊��
銆�銆�鏀�鎸佸�氱ó闆诲�撴��(bi膩o)婧�(zh菙n)鐨� I/O 鎺ュ彛锛屼究浜庤垏澶栭儴瑷�(sh猫)鍌欏吋瀹广��
銆�銆�5. 鍏�(n猫i)缃�纭�鏍告ā濉婏細
銆�銆�閮ㄥ垎鐗堟湰鍖呭惈纭�鏍镐互澶�缍�(w菐ng) MAC 鍜岀‖鏍� PCI Express 妯″�婏紙鍏烽珨鍙栨焙浜庢墍閬稿櫒浠讹級锛屽彲椤�钁楁笡灏戣硣婧愬崰鐢ㄥ苟鎻愬崌鎬ц兘銆�
銆�銆�6. 鍙�绶ㄧ▼鎬э細
銆�銆�鐢ㄦ埗鍙�浠ラ�氶亷 Vivado 鎴� ISE Design Suite 绛夊伐鍏峰皪(du矛) FPGA 閫�(j矛n)琛岄枊鐧�(f膩)鑸囩法绋�锛屾敮鎸� Verilog 鍜� VHDL 绛夌‖浠舵弿杩拌獮瑷�銆�

1. 宸ユキ(y猫)鑷�鍕�(d貌ng)鍖栵細
銆�銆�鐢ㄤ簬瀵�(sh铆)鐝�(xi脿n)寰�(f霉)闆滅殑鎺у埗绠楁硶鎴�?q奴)宕焤(sh铆)鏁�(sh霉)鎿�(j霉)閲囬泦鑸囪檿鐞�銆�
銆�銆�2. 閫氫俊瑷�(sh猫)鍌欙細
銆�銆�濡傚熀绔欍�佽矾鐢卞櫒銆佷氦鎻涙��(j墨)绛夐渶瑕侀珮鏁堟暩(sh霉)鎿�(j霉)鍌宠几鍜屼俊铏�(h脿o)铏曠悊鐨勬噳(y墨ng)鐢ㄣ��
銆�銆�3. 瑕栭牷鑸囧湒鍍忚檿鐞嗭細
銆�銆�鏀�鎸侀珮娓呰�栭牷绶ㄨВ纰�銆佸湒鍍忓�炲��(qi谩ng)绛夊姛鑳�銆�
銆�銆�4. 閱�(y墨)鐧傞浕瀛愶細
銆�銆�鎳�(y墨ng)鐢ㄤ簬瓒呰伈娉㈡垚鍍�銆丆T 鎺冩弿鍎�绛夐啱(y墨)鐧傝ō(sh猫)鍌欑殑鏁�(sh霉)鎿�(j霉)铏曠悊閮ㄥ垎銆�
銆�銆�5. 娑堣不(f猫i)椤為浕瀛愮敘(ch菐n)鍝侊細
銆�銆�濡傛暩(sh霉)纰肩浉姗�(j墨)銆佹父鎴叉��(j墨)绛夐渶瑕佸湒褰㈣檿鐞嗗拰澶氬獟楂斿姛鑳界殑鐢�(ch菐n)鍝�銆�
銆�銆�6. 宓屽叆寮忕郴绲�(t菕ng)锛�
銆�銆�浣滅偤涓绘帶鑺�鐗囨垨鍗�(xi茅)铏曠悊鍣�锛屽畬鎴愮壒瀹氱殑鍔熻兘妯″�婅��(sh猫)瑷�(j矛)銆�

XC6SLX95T-3FGG900C
銆�銆�XC6SLX75T-3FGG900C
銆�銆�XC6SLX45T-3FGG900C