XC6SLX100-3FG484C 鏅�(sh铆)闁擄細2025/4/29 16:27:39 闁辫畝锛�29

XC6SLX100-3FG484C 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Spartan-6 绯诲垪 FPGA 鑺墖涓殑涓€鍊�(g猫)鍨嬭櫉銆係partan-6 绯诲垪灞簬涓 FPGA锛屽唬娉涙噳(y墨ng)鐢ㄤ簬宸ユキ(y猫)鎺у埗銆侀€氫俊瑷�(sh猫)鍌�銆佹秷璨�(f猫i)椤為浕瀛�銆侀啱(y墨)鐧傚剙鍣ㄧ瓑闋�(l菒ng)鍩熴€傝┎鍨嬭櫉閲囩敤浜� 45nm 鍒剁▼宸ヨ棟锛屽叿鏈夐珮鎬ц兘銆佷綆鍔熻€楃殑鐗归粸(di菐n)锛屽苟鏀寔璞愬瘜鐨勫瑷�(sh猫)鎺ュ彛鍜岄倧杓硣婧�銆�
銆€銆€XC6SLX100-3FG484C 鐨勫叿楂斿皝瑁濆舰寮忕偤 FG484锛�484 寮曡叧 Fine Pitch BGA 灏佽锛�锛屽伐浣滈€熷害绛夌礆鐐� -3锛屽晢妤�(y猫)绱氭韩搴﹁寖鍦嶏紙0掳C 鑷� 70掳C锛�銆傚畠闈炲父閬╁悎闇€瑕侀珮閭忚集瀵嗗害鑸囧京(f霉)闆� I/O 閰嶇疆鐨勬噳(y墨ng)鐢ㄥ牬鏅€�

鍙冩暩(sh霉)

鑺墖绯诲垪锛歋partan-6
銆€銆€鍨嬭櫉锛歑C6SLX100
銆€銆€灏佽锛欶G484
銆€銆€閫熷害绛夌礆锛�-3
銆€銆€婧害鑼冨湇锛�0掳C 鑷� 70掳C
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細绱� 100K
銆€銆€閰嶇疆闁冨瓨锛氱劇鍏�(n猫i)缃杻瀛�锛岄渶澶栨帴閰嶇疆鑺墖
銆€銆€RAM 瀹归噺锛氱磩 2.1Mb
銆€銆€DSP Slice 鏁�(sh霉)閲忥細180
銆€銆€I/O 鏁�(sh霉)閲忥細346
銆€銆€鏅�(sh铆)閻樼鐞嗘ā濉婏細2 鍊�(g猫) DCM 鍜� 2 鍊�(g猫) PLL
銆€銆€闆绘簮闆诲锛氭牳蹇冮浕澹� 1.2V锛孖/O 闆诲鏀寔 1.2V/1.5V/1.8V/2.5V/3.3V

鐗规€�

XC6SLX100-3FG484C 鎻愪緵浜嗗挤(qi谩ng)澶х殑鍙法绋嬮倧杓硣婧愬拰闈堟椿鐨� I/O 鎺ュ彛閰嶇疆鑳藉姏銆傚叾涓昏鐗归粸(di菐n)鍖呮嫭锛�
銆€銆€1. 鏀寔 Block RAM 鍜� Distributed RAM 绲�(ji茅)妲�(g貌u)锛屾豢瓒充笉鍚屽瓨鍎查渶姹�銆�
銆€銆€2. 鍏�(n猫i)缃� DSP Slice锛屽彲鐢ㄤ簬瀵�(sh铆)鐝�(xi脿n)楂樻€ц兘鏁�(sh霉)瀛椾俊铏熻檿鐞嗙畻娉�銆�
銆€銆€3. 鍖呭惈 PCIe Endpoint 妯″锛屾柟渚块枊鐧�(f膩)楂橀€熸暩(sh霉)鎿�(j霉)鍌宠几鎳�(y墨ng)鐢ㄣ€�
銆€銆€4. 鏀寔澶氱ó涓茶鏀剁櫦(f膩)鍣ㄦ(bi膩o)婧�(zh菙n)锛屽 Gigabit Transceiver (GTP) 妯″锛岄仼鐢ㄤ簬鍏夌簴閫氫俊鎴栧崈鍏嗕互澶恫(w菐ng)銆�
銆€銆€5. 鍙€氶亷 SelectMAP銆丼lave Serial銆丮aster Serial 绛夋柟寮忓畬鎴愰厤缃姞杓夈€�
銆€銆€6. 鎻愪緵璞愬瘜鐨勬檪(sh铆)閻樼鐞嗗拰鍚屾鍔熻兘锛岀⒑淇濈郴绲�(t菕ng)绌�(w臎n)瀹氶亱(y霉n)琛屻€�
銆€銆€7. FPGA 瑷�(sh猫)瑷�(j矛)鏀寔 Vivado 鎴� ISE Design Suite 宸ュ叿閫�(j矛n)琛岄枊鐧�(f膩)鍜岃(di脿o)瑭�锛屼究浜庣敤鎴跺揩閫熶笂鎵嬪拰鍎�(y艒u)鍖栬ō(sh猫)瑷�(j矛)銆�

鎳�(y墨ng)鐢�

XC6SLX100-3FG484C 鍦ㄧ溇澶氶牁(l菒ng)鍩熸湁寤ｆ硾鎳�(y墨ng)鐢�锛屼緥濡傦細
銆€銆€1. 宸ユキ(y猫)鑷嫊(d貌ng)鍖栦腑鐨勯亱(y霉n)鍕�(d貌ng)鎺у埗鍣ㄥ拰瀵�(sh铆)鏅�(sh铆)鐩�(ji膩n)鎺х郴绲�(t菕ng)銆�
銆€銆€2. 鏁�(sh霉)鎿�(j霉)閫氫俊瑷�(sh猫)鍌欎腑鐨勫崝(xi茅)璀拌綁(zhu菐n)鎻涘櫒鍜屾祦閲忕鐞嗘ā濉�銆�
銆€銆€3. 閱�(y墨)鐧傛垚鍍忚ō(sh猫)鍌欎腑鐨勫湒鍍忚檿鐞嗗柈鍏冦€�
銆€銆€4. 娑堣不(f猫i)椤為浕瀛愮敘(ch菐n)鍝佷腑鐨勮闋荤法瑙ｇ⒓鍣ㄥ拰椤ず椹�(q奴)鍕�(d貌ng)銆�
銆€銆€5. 娓│娓噺鍎€鍣ㄤ腑鐨勪俊铏熺櫦(f膩)鐢熷櫒鍜岀ず娉㈠櫒鍓嶇闆昏矾銆�
銆€銆€6. 宓屽叆寮忕郴绲�(t菕ng)涓殑鍗�(xi茅)铏曠悊鍣ㄦ垨纭欢鍔犻€熷櫒銆�
銆€銆€鐢变簬鍏跺叿鍌欒純寮�(qi谩ng)鐨勯倧杓檿鐞嗚兘鍔涘拰鑹ソ鐨勬摯(ku貌)灞曟€�锛岃┎鍣ㄤ欢鑳藉閬╂噳(y墨ng)澶氭ǎ鍖栫殑鎳�(y墨ng)鐢ㄥ牬鏅�銆�