鏅傞枔锛�2025/4/30 11:30:29
闁辫畝锛�28
XC5VSX50T-2FF665C鏄疿ilinx鎺ㄥ嚭鐨刅irtex-5绯诲垪FPGA涓殑涓�鍊嬪瀷铏�銆傝┎绯诲垪FPGA鍩轰簬鍏堥�茬殑65nm宸ヨ棟鎶�琛撳埗閫�锛屾彁渚涢珮鎬ц兘鍜岄珮閭忚集瀵嗗害鐨勮В姹烘柟妗�锛岄仼鐢ㄤ簬寰╅洔绠楁硶铏曠悊銆佸祵鍏ュ紡绯荤当(t菕ng)瑷▓浠ュ強楂樼鏁稿瓧淇¤櫉铏曠悊鎳夌敤銆�
銆�銆�Virtex-5 FPGA鍏锋湁闈堟椿鐨勬灦妲�锛屽彲鏀寔澶氱ó閰嶇疆閬搁爡鍜屾帴鍙ｆ婧栥�俋C5VSX50T灞簬SX锛堜覆琛屽偝杓稿劒(y艒u)鍖栵級瀛愮郴鍒�锛屽皥鐐洪珮閫熶覆琛岄�ｆ帴鑰屽劒(y艒u)鍖�锛岄泦鎴愯睈瀵岀殑DSP Slice璩囨簮锛岄仼鍚堥�氫俊銆佽闋昏檿鐞嗗拰鍦栧儚鍒嗘瀽绛夐牁鍩�銆�
灏佽锛欶F665
銆�銆�鍏ф牳闆诲锛�1.0V
銆�銆�I/O闆诲锛�1.8V/2.5V/3.3V
銆�銆�閰嶇疆闁冨瓨闆诲锛�1.8V
銆�銆�閭忚集鍠厓鏁革細47,904
銆�銆�DSP Slice鏁搁噺锛�360
銆�銆�RAM瀹归噺锛�2,520 Kb
銆�銆�鏈�澶х敤鎴禝/O寮曡叧锛�468
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +85掳C
銆�銆�涓茶鏀剁櫦(f膩)鍣ㄦ暩閲忥細12
銆�銆�涓茶鏀剁櫦(f膩)鍣ㄩ�熺巼锛�600 Mbps 鑷� 11.18 Gbps
XC5VSX50T-2FF665C鐨勪富瑕佺壒鎬у寘鎷細
銆�銆�1. 楂樻�ц兘65nm宸ヨ棟锛屾敮鎸侀珮閬�500MHz鐨勫伐浣滈牷鐜�锛岃兘澶犳豢瓒冲京闆滅殑瀵︽檪铏曠悊闇�姹�銆�
銆�銆�2. 鍏х疆12鍊嬮珮閫熶覆琛屾敹鐧�(f膩)鍣�锛屾敮鎸佸鍗�(xi茅)璀帮紙濡侾CI Express銆佸崈鍏嗕互澶恫銆乆AUI绛夛級锛岄潪甯搁仼鍚堟暩鎿氬瘑闆嗗瀷鎳夌敤鍫存櫙銆�
銆�銆�3. DSP Slice鏁搁噺澶氶仈360鍊嬶紝姣忓�婦SP Slice鍖呭惈涓�鍊�25x18涔樻硶鍣ㄥ拰涓�鍊�48浣嶇疮鍔犲櫒锛岄’钁楁彁鍗囨暩瀛椾俊铏熻檿鐞嗚兘鍔�銆�
銆�銆�4. 鏀寔澶氱ó瀛樺劜鍣ㄦ帴鍙�锛屽寘鎷珼DR2銆丏DR3銆丵DR II绛�锛岀⒑淇濋珮鏁堢殑鏁告摎鍚炲悙鐜囥��
銆�銆�5. 鍏ч儴闆嗘垚DCM锛堟暩瀛楁檪閻樼鐞嗗櫒锛夊拰PLL锛堥帠鐩哥挵(hu谩n)锛�锛岀敤浜庣簿纰虹殑鏅傞悩绠＄悊鍜屾姈鍕曟姂鍒躲��
銆�銆�6. 鎻愪緵楂樻晥鐨勭墖涓婅瑭﹀姛鑳�锛屼緥濡侰hipScope Pro宸ュ叿锛屼究浜庡揩閫熷畾浣嶅晱椤屽苟鍎�(y艒u)鍖栬ō瑷�銆�
銆�銆�7. 鍔熻�楀劒(y艒u)鍖栨妧琛�锛岀祼鍚圥owerPC铏曠悊鍣ㄧ‖鏍�锛岄仼鐢ㄤ簬娣峰悎淇¤櫉鍜屽祵鍏ュ紡铏曠悊绯荤当(t菕ng)銆�
銆�銆�8. 鍏煎澶氱ó閰嶇疆妯″紡锛屽寘鎷緸澶栭儴Flash鍟熷嫊鎴栭�氶亷JTAG閫茶绶ㄧ▼銆�
XC5VSX50T-2FF665C鍥犲叾鍗撹秺鐨勬�ц兘鍜岄潏娲绘�э紝寤ｆ硾鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 閫氫俊鍩虹瑷柦锛氬鐒＄窔鍩虹珯銆佹牳蹇冭矾鐢卞櫒鍜屼氦鎻涙绛�锛屾敮鎸侀珮甯跺鍜屼綆寤堕伈鐨勬暩鎿氬偝杓�銆�
銆�銆�2. 瑕栭牷鑸囧湒鍍忚檿鐞嗭細鍙敤浜庡鏅傚湒鍍忓绺�銆佽В澹撶府銆侀倞绶ｆ娓互鍙婂叾浠栬瑕鸿▓绠椾换鍕�銆�
銆�銆�3. 宓屽叆寮忕郴绲�(t菕ng)闁嬬櫦(f膩)锛氶泦鎴愪簡PowerPC铏曠悊鍣ㄥ悗锛屽彲浠ュ鐝�(xi脿n)杌熺‖浠跺崝(xi茅)鍚屽伐浣滅殑寰╅洔宓屽叆寮忓钩鑷恒��
銆�銆�4. 宸ユキ(y猫)鑷嫊鍖栨帶鍒讹細閫氶亷鍏惰睈瀵岀殑澶栬ō鎺ュ彛鍜屽挤澶х殑瑷堢畻鑳藉姏锛屾豢瓒冲伐妤�(y猫)瑷倷灏嶇簿婧栨�у拰鍙潬鎬х殑瑕佹眰銆�
銆�銆�5. 閱�(y墨)鐧傛垚鍍忚ō鍌欙細濡傝秴鑱叉尝鎺冩弿鍎�鍜孋T瑷倷涓紝璨犺铂鏁告摎閲囬泦銆侀爯铏曠悊鍜屽悗绔噸寤洪亱绠�銆�
銆�銆�6. 姹借粖闆诲瓙锛氶仼鐢ㄤ簬楂樼礆椐曢杓斿姪绯荤当(t菕ng)锛圓DAS锛夊拰鑷嫊椐曢涓殑鍌虫劅鍣ㄨ瀺鍚堣檿鐞�銆�
XC5VSX50T-3FF665C
