日韩欧美国产极速不卡一区,国产手机视频在线观看尤物,国产亚洲欧美日韩蜜芽一区,亚洲精品国产免费,亚洲二区三区无码中文,A大片亚洲AV无码一区二区三区,日韩国语国产无码123

鎮ㄥソ锛屾杩庝締鍒扮董搴浕瀛愬競鍫寸恫(w菐ng) 鐧婚寗 | 鍏嶈不(f猫i)娉ㄥ唺

鎮ㄦ墍鍦ㄧ殑浣嶇疆锛�闆诲瓙鍏冨櫒浠堕噰璩肩恫(w菐ng) > IC鐧剧 > XC5VLX50-1FF676C

XC5VLX50-1FF676C 鐧�(f膩)甯冩檪闁� 鏅傞枔锛�2025/5/10 12:56:06 鏌ョ湅 闁辫畝锛�22

XC5VLX50-1FF676C鏄疿ilinx鍏徃鎺ㄥ嚭鐨刅irtex-5绯诲垪FPGA鍣ㄤ欢涓殑涓�鍊嬪瀷铏�銆傝┎绯诲垪鑺墖涓昏闈㈠悜楂樻�ц兘瑷堢畻銆侀�氫俊鍩虹(ch菙)瑷�(sh猫)鏂�銆佽埅绌鸿埅澶╁拰鍦嬮槻绛夋噳(y墨ng)鐢ㄩ牁(l菒ng)鍩熴�俈irtex-5绯诲垪鍩轰簬鍏堥��(j矛n)鐨�65nm宸ヨ棟鎶�琛�(sh霉)锛屽叿鍌欓珮閭忚集瀵嗗害銆侀珮閫熶覆琛岄�ｆ帴鑳藉姏鍜屽挤(qi谩ng)澶х殑鏁�(sh霉)瀛椾俊铏熻檿鐞嗚兘鍔�銆�
銆�銆�Virtex-5绯诲垪鍒嗙偤澶氬�嬪瓙绯诲垪锛屽寘鎷琇X锛堥倧杓劒(y艒u)鍖栵級銆丼X锛圖SP鍎�(y艒u)鍖栵級銆丗X锛堝祵鍏ュ紡铏曠悊鍎�(y艒u)鍖栵級绛�銆俋C5VLX50灞簬LX瀛愮郴鍒�锛屽皥娉ㄤ簬鎻愪緵杓冮珮鐨勯倧杓硣婧愯垏I/O闈堟椿鎬э紝閬╃敤浜庨渶瑕佸京(f霉)闆滈倧杓姛鑳界殑鎳�(y墨ng)鐢ㄥ牬鏅�銆�

鍙冩暩(sh霉)

鍨嬭櫉锛歑C5VLX50-1FF676C
銆�銆�绯诲垪锛歏irtex-5 LX
銆�銆�宸ヨ棟锛�65nm
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細绱�5钀�婼lices
銆�銆�Block RAM锛�2,880 Kb
銆�銆�DSP Slice锛氱劇
銆�銆�閰嶇疆妯″紡锛歋electMAP銆丮aster/Slave Serial銆丅oundary Scan
銆�銆�I/O Bank锛�16鍊�
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆�銆�灏佽褰㈠紡锛欶F676锛�676寮曡叧FinePitch BGA锛�
銆�銆�鏅傞悩绠＄悊锛氶泦鎴怐CM妯″
銆�銆�闆绘簮闆诲锛氭牳蹇冮浕澹�1.0V锛岃紨鍔╅浕澹�2.5V

鐗规��

XC5VLX50-1FF676C鐨勪富瑕佺壒鎬у寘鎷細
銆�銆�1. 楂樻�ц兘锛氬熀浜�65nm CMOS宸ヨ棟锛屾敮鎸侀珮閬�(d谩)500MHz鐨勭郴绲�(t菕ng)鏅傞悩闋荤巼銆�
銆�銆�2. 寮�(qi谩ng)澶х殑浜掗�ｈ兘鍔涳細鍏�(n猫i)缃瓽igabit Transceivers锛屾敮鎸佹渶楂�3.75Gbps鐨勪覆琛屾暩(sh霉)鎿�(j霉)閫熺巼銆�
銆�銆�3. 璞愬瘜鐨勫瓨鍎茶硣婧愶細2,880Kb鐨凚lock RAM鍙敤浜庡(sh铆)鐝�(xi脿n)寰�(f霉)闆滅殑瀛樺劜绲�(ji茅)妲�(g貌u)鎴栨暩(sh霉)鎿�(j霉)绶╂矕銆�
銆�銆�4. 闈堟椿鐨勯厤缃伕闋�(xi脿ng)锛氭敮鎸佸绋厤缃ā寮�锛屽寘鎷緸澶栭儴 PROM 鍔犺級鎴栭�氶亷 JTAG 閫�(j矛n)琛岄倞鐣屾巸鎻忚(di脿o)瑭�銆�
銆�銆�5. 绡�(ji茅)鐪佹垚鏈細鐩告瘮鍏朵粬楂樼Virtex-5 FPGA锛岃┎鍨嬭櫉鍦ㄦ豢瓒充腑绛夎(gu墨)妯￠倧杓渶姹傜殑鍚屾檪闄嶄綆浜嗗姛鑰楀拰鎴愭湰銆�
銆�銆�6. 寤ｆ硾鐨処/O妯�(bi膩o)婧�(zh菙n)鏀寔锛氬吋瀹瑰悇绋伐妤�(y猫)妯�(bi膩o)婧�(zh菙n)鍗�(xi茅)璀�锛屼緥濡侾CI Express銆乆AUI銆佸崈鍏嗕互澶恫(w菐ng)绛夈��

鎳�(y墨ng)鐢�

XC5VLX50-1FF676C寤ｆ硾鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆�銆�1. 鏁�(sh霉)鎿�(j霉)閫氫俊瑷�(sh猫)鍌欙細濡傝矾鐢卞櫒銆佷氦鎻涙(j墨)鍜岀恫(w菐ng)绲�(lu貌)鍔犻�熷崱銆�
銆�銆�2. 鍦栧儚铏曠悊锛氶仼鐢ㄤ簬閱�(y墨)鐧傛垚鍍�銆佸伐妤�(y猫)瑕栬鍜岃闋荤洠(ji膩n)鎺х瓑闋�(l菒ng)鍩熴��
銆�銆�3. 娓│鑸囨脯閲忥細鐢ㄤ簬绀烘尝鍣�銆佷俊铏熺櫦(f膩)鐢熷櫒鍜屽叾浠栨脯瑭﹀剙鍣�銆�
銆�銆�4. 宓屽叆寮忕郴绲�(t菕ng)闁嬬櫦(f膩)锛氱偤瀵�(sh铆)鏅傛帶鍒跺拰鏁�(sh霉)鎿�(j霉)閲囬泦鎻愪緵闈堟椿鐨勭‖浠跺钩鑷�銆�
銆�銆�5. 杌嶄簨鑸囪埅澶╋細鎲戝�熷叾鍙潬鎬у拰鍙法绋嬫��锛岀敤浜庨浄閬�(d谩)銆佽(w猫i)鏄熼�氫俊鍜屽皫(d菐o)鑸郴绲�(t菕ng)銆�

鏇夸唬鍨嬭櫉

XC5VLX30T-1FF484C
銆�銆�XC5VLX330T-1FF1739C

xc5vlx50-1ff676c鎺ㄨ枽渚涙噳(y墨ng)鍟� 鏇村>

  • 鐢�(ch菐n)鍝佸瀷铏�
  • 渚涙噳(y墨ng)鍟�
  • 鏁�(sh霉)閲�
  • 寤犲晢
  • 灏佽/鎵硅櫉
  • 瑭㈠児

xc5vlx50-1ff676c鍙冩暩(sh霉)

  • 妯�(bi膩o)婧�(zh菙n)鍖呰1
  • 椤炲垾闆嗘垚闆昏矾 (IC)
  • 瀹跺涵宓屽叆寮� - FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁�闄ｅ垪锛�
  • 绯诲垪Virtex®-5 LX
  • LAB/CLB鏁�(sh霉)3600
  • 閭忚集鍏冧欢/鍠厓鏁�(sh霉)46080
  • RAM 浣嶇附瑷�1769472
  • 杓稿叆/杓稿嚭鏁�(sh霉)440
  • 闁�鏁�(sh霉)-
  • 闆绘簮闆诲0.95 V ~ 1.05 V
  • 瀹夎椤炲瀷琛ㄩ潰璨艰
  • 宸ヤ綔婧害0°C ~ 85°C
  • 灏佽/澶栨676-BBGA锛孎(xi脿n)CBGA
  • 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�676-FCBGA锛�27x27锛�
  • 閰嶇敤568-5088-ND - BOARD DEMO DAC1408D750HW-V5-ML561-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5HW-AFX-FF676-500-G-ND - BOARD DEV VIRTEX 5 FF676HW-V5GBE-DK-UNI-G-ND - KIT DEV V5 LXT GIGABIT ETHERNET122-1508-ND - EVALUATION PLATFORM VIRTEX-5