日韩欧美国产极速不卡一区,国产手机视频在线观看尤物,国产亚洲欧美日韩蜜芽一区,亚洲精品国产免费,亚洲二区三区无码中文,A大片亚洲AV无码一区二区三区,日韩国语国产无码123

鎮ㄥソ锛屾杩庝締鍒扮董搴浕瀛愬競鍫寸恫(w菐ng) 鐧婚寗 | 鍏嶈不娉ㄥ唺

鎮ㄦ墍鍦ㄧ殑浣嶇疆锛�闆诲瓙鍏冨櫒浠堕噰璩肩恫(w菐ng) > IC鐧剧 > XC5VLX220T-1FF1738C

XC5VLX220T-1FF1738C 鐧�(f膩)甯冩檪闁� 鏅傞枔锛�2022/9/30 16:00:53 鏌ョ湅 闁辫畝锛�1389

鐢�(ch菐n)鍝佸瀷铏焁C5VLX220T-1FF1738C鎻忚堪IC FPGA 680 I/O 1738FCBGA鍒嗛闆嗘垚闆昏矾(IC)锛屽祵鍏ュ紡FPGA(鐝�(xi脿n)鍫村彲绶ㄧ▼闁�闄ｅ垪)鐢熺敘(ch菐n)寤犲Xilinx鍏徃

姒傝堪

鐢�(ch菐n)鍝佸瀷铏焁C5VLX220T-1FF1738C鎻忚堪IC FPGA 680 I/O 1738FCBGA鍒嗛闆嗘垚闆昏矾(IC)锛屽祵鍏ュ紡FPGA(鐝�(xi脿n)鍫村彲绶ㄧ▼闁�闄ｅ垪)鐢熺敘(ch菐n)寤犲Xilinx鍏徃绯诲垪Virtex?-5 LXT閮ㄥ垎鐙�鎱�(t脿i)娲绘�ч浕澹�-闆绘簮0.95V~1.05V宸ヤ綔婧害0掳C~85掳C(TJ)鍖�/绠�1738-BBGA锛孎(xi脿n)CBGA渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏寘1738-FCBGA(42.5x42.5)鍩虹(ch菙)閮ㄤ欢铏� XC5VLX220

鐗规��

浜斿�嬪钩鑷篖X锛孡XT锛孲XT锛孴XT鍜孎XT

Virtex-5 LX锛氶珮鎬ц兘閫氱敤閭忚集鎳�(y墨ng)鐢�

Virtex-5 LXT锛氬叿鏈夐珮绱氫覆琛岄�ｆ帴鐨勯珮鎬ц兘閭忚集

Virtex-5 SXT锛氬叿鏈夐珮绱氫覆琛岄�ｆ帴鐨勯珮鎬ц兘淇¤櫉铏曠悊鎳�(y墨ng)鐢�

Virtex-5 TXT锛氬叿鏈夐洐瀵嗗害楂樼礆涓茶閫ｆ帴鐨勯珮鎬ц兘绯荤当(t菕ng)

Virtex-5 FXT锛氬叿鏈夐珮绱氫覆琛岄�ｆ帴鐨勯珮鎬ц兘宓屽叆寮忕郴绲�(t菕ng)

璺ㄥ钩鑷哄吋瀹规��

LXT锛孲XT鍜孎XT鍣ㄤ欢閲囩敤鍙(di脿o)闆诲瑾�(di脿o)绡�(ji茅)鍣�锛屽湪鍚屼竴灏佽涓吋瀹�

鏈�鍏堥��(j矛n)锛岄珮鎬ц兘锛屾渶浣冲埄鐢ㄧ巼鐨凢PGA鏋舵(g貌u)

鐪熸鐨�6杓稿叆鏌ユ壘琛�(LUT)鎶�琛�(sh霉)

闆�5-LUT閬搁爡

鏀归��(j矛n)鐨勬笡灏戣烦韬嶈矾鐢�

64浣嶅垎甯冨紡RAM閬搁爡

SRL32 / Dual SRL16閬搁爡

寮�(qi谩ng)澶х殑鏅傞悩绠＄悊纾佽布(CMT)鏅傞悩

鏁�(sh霉)瀛楁檪閻樼鐞嗗櫒(DCM)闃绘闆跺欢閬茬珐娌栵紝闋荤巼鍚堟垚鍜屾檪閻樼浉绉�

PLL妯″鐢ㄤ簬杓稿叆鎶栧嫊婵炬尝锛岄浂寤堕伈绶╂矕锛岄牷鐜囧悎鎴愬拰鐩镐綅鍖归厤鏅傞悩鍒嗛牷

36-Kbit Block RAM / FIFO

鐪熸鐨勯洐绔彛RAM妯″

澧炲挤(qi谩ng)鐨勫彲閬稿彲绶ㄧ▼FIFO閭忚集

鍙法绋嬬殑

鐪熸鐨勯洐绔彛瀵害鍙仈(d谩)x36

绨″柈鐨勯洐绔彛瀵害鍙仈(d谩)x72

鍏�(n猫i)缃彲閬哥殑绯鹃尟闆昏矾

鍙伕鎿囧皣姣忓�嬪绶ㄧ▼鐐哄叐鍊嬬崹绔嬬殑18-Kbit濉�

楂樻�ц兘骞惰SelectIO鎶�琛�(sh霉)

1.2鑷�3.3VI / O鎿嶄綔

浣跨敤ChipSync鎶�琛�(sh霉)閫�(j矛n)琛屾簮鍚屾鎺ュ彛

鏁�(sh霉)瀛楁帶鍒堕樆鎶�(DCI)鏈夋簮绲傜

闈堟椿鐨勭窗(x矛)绮掑害I / O閵�琛屾キ(y猫)鍕�(w霉)

楂橀�熷収(n猫i)瀛樻帴鍙ｆ敮鎸�

鍏堥��(j矛n)鐨凞SP48E鍒囩墖

25 x 18锛屼簩閫�(j矛n)鍒惰(b菙)纰硷紝涔樻硶

鍙伕鐨勫姞娉曞櫒锛屾笡娉曞櫒鍜岀疮鍔犲櫒

鍙伕鐨勬祦姘寸窔

鍙伕鐨勬寜浣嶉倧杓姛鑳�

灏堢敤绱氳伅(li谩n)閫ｆ帴

闈堟椿鐨勯厤缃伕闋�

SPI鍜屽苟琛孎LASH鎺ュ彛

鍏锋湁灏堢敤鍥為��閲嶉厤缃倧杓殑澶氭瘮鐗规祦鏀寔

鑷嫊绺界窔瀵害妾㈡脯鍔熻兘

鎵�鏈夎ō(sh猫)鍌欎笂鐨勭郴绲�(t菕ng)鐩�(ji膩n)鎺у姛鑳�

鐗囦笂/鐗囧鐔辩洠(ji膩n)鎺�

鐗囦笂/鐗囧闆绘簮鐩�(ji膩n)鎺�

JTAG瑷晱鎵�鏈夊彈鐩�(ji膩n)鎺х殑鏁�(sh霉)閲�

鐢ㄤ簬PCI Express瑷�(sh猫)瑷堢殑闆嗘垚绔粸妯″

LXT锛孲XT锛孴XT鍜孎XT骞宠嚭

绗﹀悎PCI Express Base Specification 1.1

姣忓�嬪x1锛寈4鎴杧8閫氶亾鏀寔

鑸嘡ocketIO鏀剁櫦(f膩)鍣ㄩ厤鍚堜娇鐢�

涓夋ā10/100/1000 Mb / s浠ュお缍�(w菐ng)MAC

LXT锛孲XT锛孴XT鍜孎XT骞宠嚭

RocketIO鏀剁櫦(f膩)鍣ㄥ彲鐢ㄤ綔PHY鎴栦娇鐢ㄨū澶氳粺MII(濯掗珨鐛ㄧ珛鎺ュ彛)閬搁爡閫ｆ帴鍒板閮≒HY

RocketIO GTP鏀剁櫦(f膩)鍣�100 Mb / s鑷�3.75 Gb / s

LXT鍜孲XT骞宠嚭

RocketIO GTX鏀剁櫦(f膩)鍣ㄩ�熷害鐐�150 Mb / s鑷�6.5 Gb / s

TXT鍜孎XT骞宠嚭

PowerPC 440寰檿鐞嗗櫒

鍍呴檺FXT骞宠嚭

RISC鏋舵(g貌u)

7闅庢绠￠亾

鍖呮嫭32 KB鐨勬寚浠ゅ拰鏁�(sh霉)鎿�(j霉)绶╁瓨

鍎�(y艒u)鍖栫殑铏曠悊鍣ㄦ帴鍙ｇ祼(ji茅)妲�(g貌u)(crossbar)

65绱嶇背閵匔MOS宸ヨ棟鎶�琛�(sh霉)

1.0V鏍稿績闆诲

楂樹俊铏熷畬鏁存�у�掕鑺墖灏佽锛屾彁渚涙(bi膩o)婧�(zh菙n)鎴栫劇閴涘皝瑁濋伕闋�

鍙冩暩(sh霉)

鍙法绋嬮倧杓鍨�

鐝�(xi脿n)鍫村彲绶ㄧ▼闁�闄ｅ垪

绗﹀悎REACH妯�(bi膩o)婧�(zh菙n)

鏄�

鐙�鎱�(t脿i)

娲绘��

鏅傞悩闋荤巼-鏈�澶у��

1098.0 MHz

JESD-30浠ｇ⒓

S-PBGA-B1738

JESD-609浠ｇ⒓

E0

绺絉AM浣嶆暩(sh霉)

7815168

CLB鏁�(sh霉)閲�

17280.0

杓稿叆鏁�(sh霉)閲�

680.0

閭忚集鍠厓鐨勬暩(sh霉)閲�

221184.0

杓稿嚭鏁�(sh霉)閲�

680.0

绲傜鏁�(sh霉)閲�

1738

宸ヤ綔婧害-鏈�灏忓��

0鈩�

宸ヤ綔婧害-鏈�楂�

85鈩�

绲勭箶

17280 CLBS

宄板�煎洖娴佹韩搴�(鈩�)

225

闆绘簮

1,2.5

璩囨牸鐙�鎱�(t脿i)

涓嶅悎鏍�

鍧愬Э楂樺害-鏈�澶�

3.5姣背

瀛愰鍒�

鐝�(xi脿n)鍫村彲绶ㄧ▼闁�闄ｅ垪

闆绘簮闆诲

1.0 V

闆绘簮闆诲-鏈�灏忓��

0.95 V

闆绘簮闆诲-鏈�澶у��

1.05 V

瀹夎椤炲瀷

琛ㄩ潰璨艰

鎶�琛�(sh霉)

CMOS

婧害绛夌礆

鍏朵粬

绲傜瀹屾垚

閷�/閴�(Sn63Pb37)

绲傜琛ㄦ牸

鐞�

绲傜闁撹窛

1.0姣背

绲傜浣嶇疆

搴曢儴

鏅傞枔@宄板�煎洖娴佹韩搴�-鏈�澶у��

涓夊崄

闀峰害

42.5姣背

瀵害

42.5姣背

鍖呰楂旀潗鏂�

濉戞枡/鐠�(hu谩n)姘фü鑴�

鍖呰９浠ｇ⒓

BGA

鍖呯瓑鍍逛唬纰�

BGA1738,42X42,40

鍖呰褰㈢媭

寤ｅ牬

鍖呰棰�(f膿ng)鏍�

缍�(w菐ng)鏍奸櫍鍒�

鍒堕�犲晢鍖呰瑾槑

42.50 X 42.50 MM锛孎(xi脿n)BGA-1738

xc5vlx220t-1ff1738c鎺ㄨ枽渚涙噳(y墨ng)鍟� 鏇村>

  • 鐢�(ch菐n)鍝佸瀷铏�
  • 渚涙噳(y墨ng)鍟�
  • 鏁�(sh霉)閲�
  • 寤犲晢
  • 灏佽/鎵硅櫉
  • 瑭㈠児

xc5vlx220t-1ff1738c鍙冩暩(sh霉)

  • 妯�(bi膩o)婧�(zh菙n)鍖呰1
  • 椤炲垾闆嗘垚闆昏矾 (IC)
  • 瀹跺涵宓屽叆寮� - FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁�闄ｅ垪锛�
  • 绯诲垪Virtex®-5 LXT
  • LAB/CLB鏁�(sh霉)17280
  • 閭忚集鍏冧欢/鍠厓鏁�(sh霉)221184
  • RAM 浣嶇附瑷�7815168
  • 杓稿叆/杓稿嚭鏁�(sh霉)680
  • 闁�鏁�(sh霉)-
  • 闆绘簮闆诲0.95 V ~ 1.05 V
  • 瀹夎椤炲瀷琛ㄩ潰璨艰
  • 宸ヤ綔婧害0°C ~ 85°C
  • 灏佽/澶栨1738-BBGA锛孎(xi脿n)CBGA
  • 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�1738-FCBGA
  • 閰嶇敤568-5088-ND - BOARD DEMO DAC1408D750HW-AFX-FF1738-500-G-ND - BOARD DEV VIRTEX 5 FF1738