XC5VLX155T-1FFG1136C 鏅�(sh铆)闁擄細2022/10/20 16:28:54 闁辫畝锛�604

鐢�(ch菐n)鍝佸瀷铏�(h脿o) XC5VLX155T-1FFG1136C鎻忚堪闆嗘垚闆昏矾FPGA 640 I/O 1136FCBGA鍒嗛闆嗘垚闆昏矾(IC)锛屽祵鍏ュ紡-FPGA(鐝�(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄ｅ垪)

姒傝堪

鐢�(ch菐n)鍝佸瀷铏�(h脿o) XC5VLX155T-1FFG1136C鎻忚堪闆嗘垚闆昏矾FPGA 640 I/O 1136FCBGA鍒嗛闆嗘垚闆昏矾(IC)锛屽祵鍏ュ紡-FPGA(鐝�(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄ｅ垪)鐢熺敘(ch菐n)寤犲Xilinx鍏徃绯诲垪Virtex-5LXT闆朵欢鐙€鎱�(t脿i)娲绘€ч浕澹�-闆绘簮0.95V1.05V宸ヤ綔婧害0掳C85掳C(TJ)鍖呰/绠�1136-BBGA锛孎(xi脿n)CBGA渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏寘瑁� 1136-FCBGA(35x35)鍩烘湰闆朵欢铏�(h脿o)XC5VLX155T

鐗规€�

浜斿€�(g猫)骞宠嚭(t谩i)LX锛孡XT锛孲XT锛孴XT鍜孎XT

Virtex-5 LX锛氶珮鎬ц兘閫氱敤閭忚集鎳�(y墨ng)鐢�

Virtex-5 LXT锛氬叿鏈夐珮绱�(j铆)涓茶閫ｆ帴鐨勯珮鎬ц兘閭忚集

Virtex-5 SXT锛氬叿鏈夐珮绱�(j铆)涓茶閫ｆ帴鐨勯珮鎬ц兘淇¤櫉(h脿o)铏曠悊鎳�(y墨ng)鐢�

Virtex-5 TXT锛氬叿鏈夐洐瀵嗗害楂樼礆(j铆)涓茶閫ｆ帴鐨勯珮鎬ц兘绯荤当(t菕ng)

Virtex-5 FXT锛氬叿鏈夐珮绱�(j铆)涓茶閫ｆ帴鐨勯珮鎬ц兘宓屽叆寮忕郴绲�(t菕ng)

璺ㄥ钩鑷�(t谩i)鍏煎鎬�

LXT锛孲XT鍜孎XT鍣ㄤ欢浣跨敤鍙(di脿o)绌�(w臎n)澹撳櫒鍦ㄥ悓涓€灏佽涓殑鍗犱綅闈㈢⿳鍏煎

鏈€鍏堥€�(j矛n)锛岄珮鎬ц兘锛屾渶浣冲埄鐢ㄧ殑FPGA鏋舵(g貌u)

鐪熸鐨�6杓稿叆鏌ユ壘琛�(LUT)鎶€琛�(sh霉)

闆�5-LUT閬搁爡(xi脿ng)

鏀归€�(j矛n)鐨勬笡灏戣簫榛�(di菐n)璺敱

64浣嶅垎甯冨紡RAM閬搁爡(xi脿ng)

SRL32 / Dual SRL16閬搁爡(xi脿ng)

寮�(qi谩ng)澶х殑鏅�(sh铆)閻樼鐞嗙璨�(CMT)鏅�(sh铆)閻�

鏁�(sh霉)瀛楁檪(sh铆)閻樼鐞嗗櫒(DCM)妯″鐢ㄤ簬闆跺欢閬茬珐娌�锛岄牷鐜囧悎鎴愬拰鏅�(sh铆)閻樼浉绉�

PLL妯″锛岀敤浜庤几鍏ユ姈鍕�(d貌ng)婵炬尝锛岄浂寤堕伈绶╂矕锛岄牷鐜囧悎鎴愬拰鐩镐綅鍖归厤鏅�(sh铆)閻樺垎闋�

36 Kb濉奟AM / FIFO

鐪熸鐨勯洐绔彛RAM濉�

澧炲挤(qi谩ng)鐨勫彲閬稿彲绶ㄧ▼FIFO閭忚集

鍙法绋嬬殑

鐪熸鐨勯洐绔彛瀵害楂橀仈(d谩)x36

绨�(ji菐n)鍠殑闆欑鍙ｅ搴﹂珮閬�(d谩)x72

鍏�(n猫i)缃彲閬哥殑绯鹃尟(cu貌)闆昏矾

(鍙伕)灏囨瘡鍊�(g猫)濉婄法绋嬬偤鍏╁€�(g猫)鐛�(d煤)绔嬬殑18-Kbit濉�

楂樻€ц兘骞惰SelectIO鎶€琛�(sh霉)

1.2鑷�3.3VI / O鎿嶄綔

浣跨敤ChipSync?鎶€琛�(sh霉)鐨勬簮鍚屾鎺ュ彛

鏁�(sh霉)鎺ч樆鎶�(DCI)鏈夋簮绲傜

闈堟椿鐨勭窗(x矛)绮掑害I / O閵€琛屾キ(y猫)鍕�(w霉)

楂橀€熷瓨鍎�(ch菙)鍣ㄦ帴鍙ｆ敮鎸�

鍏堥€�(j矛n)鐨凞SP48E Slice

25 x 18锛屼簩閫�(j矛n)鍒惰(b菙)纰�锛屼箻娉�

鍙伕鐨勫姞娉曞櫒锛屾笡娉曞櫒鍜岀疮鍔犲櫒

鍙伕娴佹按绶�

鍙伕鐨勬寜浣嶉倧杓姛鑳�

灏堢敤绱�(j铆)鑱�(li谩n)閫ｆ帴

闈堟椿鐨勯厤缃伕闋�(xi脿ng)

SPI鍜屽苟琛孎LASH鎺ュ彛

澶氭瘮鐗规祦鏀寔锛屽付鏈夊皥鐢ㄧ殑鍚庡倷閲嶆柊閰嶇疆閭忚集

鑷嫊(d貌ng)绺界窔瀵害妾㈡脯(c猫)鍔熻兘

鎵€鏈夎ō(sh猫)鍌欎笂鐨勭郴绲�(t菕ng)鐩�(ji膩n)瑕栧姛鑳�

鐗囦笂/鐗囧鐔辩洠(ji膩n)鎺�

鐗囧収(n猫i)/鐗囧闆绘簮鐩�(ji膩n)鎺�

JTAG瑷晱鎵€鏈夌洠(ji膩n)鎺�?c谩i)?sh霉)閲�

鐢ㄤ簬PCI Express瑷�(sh猫)瑷�(j矛)鐨勯泦鎴愮榛�(di菐n)妯″

LXT锛孲XT锛孴XT鍜孎XT骞宠嚭(t谩i)

绗﹀悎PCI Express鍩烘湰瑕�(gu墨)鑼�1.1

姣忓x1锛寈4鎴杧8閫氶亾鏀寔

鑸嘡ocketIO鏀剁櫦(f膩)鍣ㄩ厤鍚堜娇鐢�

涓夋ā10/100/1000 Mb / s浠ュお缍�(w菐ng)MAC

LXT锛孲XT锛孴XT鍜孎XT骞宠嚭(t谩i)

RocketIO鏀剁櫦(f膩)鍣ㄥ彲浠ョ敤浣淧HY鎴栦娇鐢ㄨū澶氳粺MII(濯掗珨鐛�(d煤)绔嬫帴鍙�)閬搁爡(xi脿ng)閫ｆ帴鍒板閮≒HY

RocketIO GTP鏀剁櫦(f膩)鍣�100 Mb / s鑷�3.75 Gb / s

LXT鍜孲XT骞宠嚭(t谩i)

RocketIO GTX鏀剁櫦(f膩)鍣�150 Mb / s鑷�6.5 Gb / s

TXT鍜孎XT骞宠嚭(t谩i)

PowerPC 440寰檿鐞嗗櫒

鍍匜XT骞宠嚭(t谩i)

RISC鏋舵(g貌u)

7绱�(j铆)娴佹按绶�

鍖呮嫭32 KB鐨勬寚浠ゅ拰鏁�(sh霉)鎿�(j霉)绶╁瓨

鍎�(y艒u)鍖栫殑铏曠悊鍣ㄦ帴鍙ｇ祼(ji茅)妲�(g貌u)(浜ゅ弶闁嬮棞(gu膩n))

65绱嶇背閵匔MOS宸ヨ棟鎶€琛�(sh霉)

1.0V鏍稿績闆诲

楂樹俊铏�(h脿o)瀹屾暣鎬у€掕鑺墖灏佽锛屾彁渚涙(bi膩o)婧�(zh菙n)鎴栫劇閴涘皝瑁濋伕闋�(xi脿ng)

鍙冩暩(sh霉)

鍙法绋嬮倧杓鍨�	鐝�(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄ｅ垪
绗﹀悎REACH	鏄�
绗﹀悎姝愮洘RoHS	鏄�
鐙€鎱�(t脿i)	娲绘€�
鏈€澶ф檪(sh铆)閻橀牷鐜�	1098.0鍏嗚但
JESD-30浠ｇ⒓	S-PBGA-B1136
JESD-609浠ｇ⒓	E1
绺絉AM浣�	7815168
CLB鏁�(sh霉)閲�	12160.0
杓稿叆鏁�(sh霉)閲�	640.0
閭忚集鍠厓鏁�(sh霉)	155648.0
杓稿嚭鏁�(sh霉)閲�	640.0
绔瓙鏁�(sh霉)	1136
鏈€浣庡伐浣滄韩搴�	0鈩�
鏈€楂樺伐浣滄韩搴�	85鈩�
绲勭箶	12160 CLBS
宄板€煎洖娴佹韩搴�(鈩�)	245
闆绘簮	1,2.5
璩囨牸鐙€鎱�(t脿i)	涓嶅悎鏍�
搴ч珮	3.4姣背
瀛愰鍒�	鐝�(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄ｅ垪
闆绘簮闆诲妯�(bi膩o)绋�	1.0浼�
鏈€灏忎緵闆婚浕澹�	0.95浼�
鏈€澶ч浕婧愰浕澹�	1.05浼�
瀹夎椤炲瀷	琛ㄩ潰璨艰
鎶€琛�(sh霉)	CMOS
婧害绛夌礆(j铆)	鍏朵粬
绲傜瀹屾垚	閷�/閵€/閵�(Sn95.5Ag4.0Cu0.5)
绲傜琛ㄦ牸	鐞�
绔瓙闁撹窛	1.0姣背
绲傜浣嶇疆	搴曢儴
鏅�(sh铆)闁揁宄板€煎洖娴佹韩搴︽渶澶у€�(绉�)	涓夊崄
闀�(zh菐ng)搴�	35.0姣背
瀵害	35.0姣背
鍖呰涓婚珨鏉愭枡	濉戞枡/鐠�(hu谩n)姘фü鑴�
鍖呰浠ｇ⒓	BGA
鍖呰绛夋晥浠ｇ⒓	BGA1136,34X34,40
鍖呰褰㈢媭	寤ｅ牬(ch菐ng)
鍖呰褰㈠紡	缍�(w菐ng)鏍奸櫍鍒�
鍒堕€犲晢鍖呰瑾槑	35 X 35 MM锛岀劇閴�锛孎(xi脿n)BGA-1136