鏅傞枔锛�2025/5/24 21:04:44
闁辫畝锛�16
XC5VLX110T-1FFG1738I鏄疿ilinx鍏徃鎺ㄥ嚭鐨刅irtex-5绯诲垪FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁�闄ｅ垪锛変腑鐨勪竴鍝�銆傝┎绯诲垪鐨勫櫒浠堕噰鐢ㄤ簡鍏堥�茬殑65绱嶇背宸ヨ棟鎶�琛�(sh霉)锛屽叿鏈夐珮鎬ц兘銆侀珮瀵嗗害鍜屼綆鍔熻�楃殑鐗归粸銆�
銆�銆�Virtex-5 FPGA绯诲垪鍖呭惈澶氬�嬪瓙绯诲垪锛屼互婊胯冻涓嶅悓鐨勬噳鐢ㄩ渶姹�銆傚叾涓�锛孹C5VLX110T灞簬Virtex-5 LX锛圠ogic Extreme锛夊瓙绯诲垪锛屼富瑕侀潰鍚戦渶瑕侀珮鎬ц兘閭忚集鍔熻兘鐨勬噳鐢ㄥ牬鏅�銆傞�欐FPGA閬╁悎鐢ㄤ簬閫氫俊銆佽粛浜�銆佽埅绌鸿埅澶┿�佸唬鎾闋讳互鍙婂伐妤�(y猫)鑷嫊鍖栫瓑闋�(l菒ng)鍩�銆�
鍨嬭櫉锛歑C5VLX110T-1FFG1738I
銆�銆�绯诲垪锛歏irtex-5 LX
銆�銆�宸ヨ棟绡�(ji茅)榛烇細65nm
銆�銆�閰嶇疆瀛樺劜鍣細Flash+RAM
銆�銆�鏌ユ壘琛ㄦ暩(sh霉)閲忥細绱�112,400鍊�
銆�銆�瑙哥櫦(f膩)鍣ㄦ暩(sh霉)閲忥細绱�224,800鍊�
銆�銆�涔樻硶鍣ㄦ暩(sh霉)閲忥細576鍊�
銆�銆�鏁�(sh霉)瀛椾俊铏熻檿鐞嗗柈鍏冿紙DSP Slice锛夛細288鍊�
銆�銆�濉奟AM鏁�(sh霉)閲忥細2,880鍊�
銆�銆�Block RAM瀹归噺锛氱磩5.3Mb
銆�銆�閰嶇疆妯″紡锛歋electMAP銆丮aster SPI銆丼lave SPI銆丅oundary Scan
銆�銆�灏佽椤炲瀷锛欶FG1738
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
XC5VLX110T-1FFG1738I鍏峰倷寮峰ぇ鐨勯倧杓檿鐞嗚兘鍔�锛屽苟闆嗘垚浜嗚睈瀵岀殑纭欢璩囨簮锛屽DSP Slice銆丅lock RAM绛�锛岃兘澶犳敮鎸佸京闆滅殑绠楁硶瀵︾従(xi脿n)鍜屾暩(sh霉)鎿�(j霉)铏曠悊浠诲嫏銆�
銆�銆�鍏跺収(n猫i)閮ㄦ灦妲�(g貌u)閲囩敤妯″鍖栬ō(sh猫)瑷�锛岀敤鎴跺彲浠ラ�氶亷Xilinx鎻愪緵鐨処SE鎴朧ivado闁嬬櫦(f膩)宸ュ叿閫茶閭忚集瑷�(sh猫)瑷堣垏椹楄瓑銆�
銆�銆�姝ゅ锛岃┎鑺墖閭勬敮鎸佸绋帴鍙ｆ婧栵紝鍖呮嫭PCI Express銆丟igabit Ethernet銆丼erial RapidIO绛夐珮閫熶覆琛屽崝(xi茅)璀�锛屽緸鑰屼究浜庤垏鍏朵粬瑷�(sh猫)鍌欐垨绯荤当(t菕ng)閫茶浜掕伅(li谩n)銆�
銆�銆�鐐轰簡纰�?锛熺吔绐焅琛岋紝瑭茶姱鐗囧収(n猫i)缃簡JTAG瑾�(di脿o)瑭﹀姛鑳戒互鍙婂绋浕婧愮鐞嗘鍒�锛屽彲浠ユ湁鏁堥檷浣庡姛鑰楀苟鎻愰珮鎬ц兘绌�(w臎n)瀹氭��銆�
銆�銆�鍦ㄥ畨鍏ㄦ�ф柟闈�锛孹C5VLX110T鏀寔AES鍔犲瘑閰嶇疆姣旂壒娴�锛岄槻姝㈢煡璀樼敘(ch菐n)娆�(qu谩n)琚洔鐢ㄣ��
XC5VLX110T-1FFG1738I寤ｆ硾鎳夌敤浜庨�氫俊鍩虹(ch菙)瑷�(sh猫)鏂藉缓瑷�(sh猫)涓�锛屼緥濡傚熀绔�銆佽矾鐢卞櫒鍜屼氦鎻涙鐨勮ō(sh猫)瑷堛��
銆�銆�鍦ㄨ粛宸ラ牁(l菒ng)鍩�锛岄�欐FPGA鍙敤浜庨浄閬斾俊铏熻檿鐞嗐�佸湒鍍忚瓨鍒ュ強灏庤埅绯荤当(t菕ng)涓��
銆�銆�灏嶄簬鑸┖鑸ぉ琛屾キ(y猫)渚嗚锛屽畠鑳藉公鍔╂(g貌u)寤鸿(w猫i)鏄熼�氫俊杓夎嵎鍜岄琛屾帶鍒剁郴绲�(t菕ng)銆�
銆�銆�姝ゅ锛屽湪寤ｆ挱瑕栭牷鍒朵綔閬庣▼涓�锛孹C5VLX110T涔熷彲浣滅偤鏍稿績铏曠悊鍣ㄤ欢渚嗗畬鎴愯闋荤法纰艰В纰煎拰鐗规晥鐢熸垚绛夊伐浣溿��
銆�銆�鏈�鍚�锛屽湪宸ユキ(y猫)鑷嫊鍖栨帶鍒堕牁(l菒ng)鍩燂紝閫欐楂樻�ц兘FPGA鍚屾ǎ鏈夎憲涓嶅彲鏇夸唬鐨勪綔鐢�锛屾瘮濡傞亱鍕曟帶鍒躲�佹鍣ㄨ瑕哄拰瀵︽檪鏁�(sh霉)鎿�(j霉)閲囬泦绛�銆�
XC5VLX110T-1FFG1136I
銆�銆�XC5VLX110T-1FFG1320I
銆�銆�XC5VLX110T-1FFG1738C
