鏅傞枔锛�2025/5/15 15:29:06
闁辫畝锛�18
XC5VLX110-1FF1760I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-5 绯诲垪鐝�(xi脿n)鍫村彲绶ㄧ▼闁�闄ｅ垪 (FPGA) 涓殑涓�娆鹃珮鎬ц兘鍣ㄤ欢銆俈irtex-5 绯诲垪鍩轰簬 65nm 宸ヨ棟鍒堕��锛屾彁渚涗簡寮峰ぇ鐨勯倧杓硣婧�銆佽睈瀵岀殑宓屽叆寮忓瓨鍎插櫒鍜� DSP 妯″锛屽苟鏀寔澶氱ó楂橀�熶覆琛屾帴鍙�銆�
銆�銆�瑭插瀷铏熺殑 FPGA 鐗瑰垾閬╁悎闇�瑕侀珮瀵嗗害閭忚集銆佸京闆滅畻娉曡檿鐞嗕互鍙婇珮閫熸暩(sh霉)鎿�(j霉)鍌宠几?sh霉)鑶筋�茶劆榧嶅晩?/p>
绯诲垪锛歏irtex-5
銆�銆�鍨嬭櫉锛歑C5VLX110-1FF1760I
銆�銆�灏佽锛欶FG1760
銆�銆�閫熷害绛夌礆锛�-1
銆�銆�閰嶇疆闁冨瓨锛氫笉鍏�(n猫i)缃�
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細绱� 11 钀��
銆�銆�RAM 璩囨簮锛氱磩 8.3Mb
銆�銆�DSP Slice 鏁�(sh霉)閲忥細240鍊�
銆�銆�宸ヤ綔婧害鑼冨湇锛氬伐妤�(y猫)绱氾紙-40掳C 鑷� +85掳C锛�
銆�銆�I/O 閵�琛屾暩(sh霉)閲忥細54鍊�
銆�銆�鏈�澶х敤鎴� I/O 寮曡叧鏁�(sh霉)锛�986鍊�
銆�銆�鏀寔鐨勯厤缃ā寮忥細Slave Serial, Slave Parallel, Master SelectMAP
XC5VLX110-1FF1760I 鎻愪緵浜嗛珮搴﹂潏娲荤殑鏋舵(g貌u)瑷▓锛屽寘鎷ぇ瑕�(gu墨)妯＄殑閭忚集璩囨簮鍜屽劒(y艒u)鍖栫殑 DSP 铏曠悊妯″锛屼娇鍏惰兘澶犻仼鎳夊緸閫氫俊绯荤当(t菕ng)鍒伴珮绔湒鍍忚檿鐞嗙殑鍚勭ó鎳夌敤鍫存櫙銆�
銆�銆�FPGA 鐨勫収(n猫i)閮ㄧ祼(ji茅)妲�(g貌u)鍖呮嫭澶ч噺鐨� CLB锛圕onfigurable Logic Block锛�锛岄�欎簺妯″鍙互鐢ㄤ締瀵︾従(xi脿n)寰╅洔鐨勭祫鍚堥倧杓垨鏅傚簭閭忚集闆昏矾銆�
銆�銆�姝ゅ锛岃┎鍣ㄤ欢閭勯泦鎴愪簡澶у閲忕殑 Block RAM 鍜屽垎甯冨紡 RAM锛岀偤鏁�(sh霉)鎿�(j霉)绶╁瓨鍜岃嚚鏅傚瓨鍎叉彁渚涗簡瑙ｆ焙鏂规銆�
銆�銆�鍦ㄦ暩(sh霉)瀛椾俊铏熻檿鐞嗘柟闈�锛孹C5VLX110 鍖呭惈澶氬�� DSP48A1 Slice锛屾瘡鍊� Slice 閮借兘閫茶 18x18 鐨勪箻娉曠疮鍔犻亱绠�锛屾サ澶у湴鎻愬崌浜� FPGA 鍦ㄦ暩(sh霉)瀛歌▓绠楁柟闈㈢殑鎬ц兘銆�
銆�銆�Virtex-5 绯诲垪閭勬敮鎸佸閫熺巼 GTP 鏀剁櫦(f膩)鍣�锛屾渶楂樺彲浠ラ仈鍒� 6.5Gb/s 鐨勬暩(sh霉)鎿�(j霉)鍌宠几閫熺巼锛岄潪甯搁仼鍚堢敤浜庡厜绾栭�氫俊鍜屽叾浠栭珮閫熸噳鐢ㄩ牁鍩�銆�
銆�銆�鐐轰簡婊胯冻涓嶅悓瑷▓闇�姹傦紝Xilinx 鎻愪緵浜� Vivado 鍜� ISE 绛夐枊鐧�(f膩)宸ュ叿锛屽厑瑷卞伐绋嬪斧閫氶亷鍦栧舰鍖栫晫闈㈡垨 HDL 浠ｇ⒓渚嗗畬鎴� XC5VLX110 鐨勮ō瑷堣垏椹楄瓑娴佺▼銆�
XC5VLX110-1FF1760I 寤ｆ硾鎳夌敤浜庨渶瑕侀珮甯跺銆侀珮瑷堢畻鑳藉姏鍜屼綆寤堕伈鐨勫牬鍚�銆�
銆�銆�鍏稿瀷鐨勬噳鐢ㄩ牁鍩熷寘鎷細
銆�銆�- 楂樼閫氫俊瑷倷锛屼緥濡傜劇绶氬熀绔�銆佽矾鐢卞櫒鍜屼氦鎻涙涓殑鍗�(xi茅)璀拌檿鐞嗗強娴侀噺绠＄悊銆�
銆�銆�- 楂橀�熸暩(sh霉)鎿�(j霉)閲囬泦鑸囦俊铏熻檿鐞嗙郴绲�(t菕ng)锛屽闆烽仈鎺ユ敹姗�銆佽(w猫i)鏄熷湴闈㈢珯绛�銆�
銆�銆�- 鍦栧儚鑸囪闋昏檿鐞嗗钩鑷猴紝娑夊強閱�(y墨)鐧傛垚鍍�銆佸伐妤�(y猫)鑷嫊鍖栬瑕烘娓互鍙婂唬鎾浕瑕栭牁鍩熺殑瀵︽檪绶ㄧ⒓瑙ｇ⒓銆�
銆�銆�- 宓屽叆寮忚▓绠楀钩鑷�锛岀敤浣滃畾鍒惰檿鐞嗗櫒浠ュ姞閫熺壒瀹氫换鍕欏煼(zh铆)琛�銆�
銆�銆�- 绉戝鐮旂┒鍎�鍣紝渚嬪绮掑瓙鐗╃悊瀵﹂涓殑浜嬩欢瑙哥櫦(f膩)鍜屾暩(sh霉)鎿�(j霉)鍒嗘瀽纭欢銆�
XC5VLX110T-1FF1760I
銆�銆�XC5VLX110-2FF1760I
銆�銆�XC5VLX110T-2FF1760I
