鏅傞枔锛�2025/4/28 13:56:25
闁辫畝锛�25
XC4VSX35T-10FFG668I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-4 绯诲垪 FPGA 鑺墖涓殑涓�鍊嬪瀷铏�銆傝┎绯诲垪鑺墖涓昏闈㈠悜楂樻�ц兘銆侀珮瀵嗗害閭忚集瑷▓锛岄仼鐢ㄤ簬閫氫俊銆佷俊铏熻檿鐞�銆佸湒鍍忚檿鐞嗙瓑寰╅洔鎳夌敤闋樺煙銆俋C4VSX35T 灞簬 SX锛圫ignal Processing锛夊瓙绯诲垪锛屽叿鏈夊挤澶х殑 DSP 鍔熻兘鍜岃睈瀵岀殑宓屽叆寮忓瓨鍎插櫒璩囨簮銆�
銆�銆�Virtex-4 绯诲垪閲囩敤浜� 90nm 鍒堕�犲伐钘�锛屾彁渚涘绋笉鍚岀殑鎬ц兘绛夌礆锛�-10 琛ㄧず閫熷害绛夌礆锛�锛屽苟涓旀敮鎸佸绋皝瑁濆舰寮�锛屽叾涓� FFG668 鏄竴绋柟褰㈡墎骞虫煹鏍奸櫍鍒楀皝瑁濓紙FPGA Fine-Pitch Grid Array锛�銆�
閫熷害绛夌礆锛�-10
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細绱� 35,000
銆�銆�閰嶇疆闁冨瓨锛氱劇鍏�(n猫i)缃�
銆�銆�宸ヤ綔婧害鑼冨湇锛氬晢妤�(y猫)绱� (0掳C 鑷� 70掳C)
銆�銆�I/O 寮曡叧鏁�(sh霉)锛�624
銆�銆�瀛樺劜濉婏細2.5 Mb 宓屽叆寮忓瓨鍎插櫒
銆�銆�DSP Slice 鏁�(sh霉)閲忥細144
銆�銆�鏈�澶у姛鑰楋細~10W
銆�銆�灏佽褰㈠紡锛欶FG668
銆�銆�鍒剁▼宸ヨ棟锛�90nm
XC4VSX35T 鎻愪緵浜嗛珮搴﹂潏娲荤殑鍙法绋嬮倧杓祼妲�锛岃兘澶犳豢瓒冲京闆滆ō瑷堥渶姹�銆傚畠闆嗘垚浜嗗ぇ閲忕殑 DSP 妯″锛屾瘡鍊嬫ā濉婇兘鍖呭惈涔樻硶鍣ㄥ拰绱姞鍣紝闈炲父閬╁悎鐢ㄤ簬鏁�(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�銆�
銆�銆�姝ゅ锛岃┎鍣ㄤ欢閭勬搧鏈夊ぇ瀹归噺鐨勫祵鍏ュ紡 Block RAM 鍜屽垎甯冨紡 RAM锛屽彲浠ョ敤渚嗗鐝�(xi脿n)寰╅洔鐨勭珐瀛樻鍒舵垨鏌ユ壘琛ㄥ姛鑳�銆�
銆�銆�鑺墖鏀寔澶氱ó楂橀�熶覆琛屾帴鍙ｆ婧�锛屽 RocketIO 鏀剁櫦(f膩)鍣�锛屾暩(sh霉)鎿�(j霉)閫熺巼鍙仈 6.5Gbps锛岄�欎娇寰楀叾鍦ㄩ渶瑕侀珮甯跺鏁�(sh霉)鎿�(j霉)鍌宠几?sh霉)鑶筋�插讥鏂滄啯F(xi脿n)鍑鸿壊銆�
銆�銆�闁嬬櫦(f膩)宸ュ叿鏂归潰锛孹ilinx 鎻愪緵 ISE Design Suite锛屽寘鎷稖鍚�銆佸竷灞�甯冪窔浠ュ強浠跨湡绛夊姛鑳斤紝鏂逛究鐢ㄦ埗閫茶楂樻晥鐨勮ō瑷堣垏椹楄瓑銆�
銆�銆�鍙﹀锛孷irtex-4 绯诲垪閭勬彁渚涗簡 PowerPC 铏曠悊鍣ㄧ‖鏍搁伕浠�锛岄洊鐒� XC4VSX35T 骞舵湭鍖呭惈姝ゅ姛鑳�锛屼絾鍙互閫氶亷杌熸牳铏曠悊鍣紙濡� MicroBlaze锛変締鎿村睍宓屽叆寮忕郴绲�(t菕ng)鑳藉姏銆�
瑭插瀷铏� FPGA 寤ｆ硾鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 閫氫俊瑷倷锛屼緥濡傝矾鐢卞櫒銆佷氦鎻涙鍙婄劇绶氬熀绔欎腑鐨勫崝(xi茅)璀拌檿鐞嗗拰鏁�(sh霉)鎿�(j霉)杞夌櫦(f膩)銆�
銆�銆�2. 楂橀�熶俊铏熼噰闆嗚垏铏曠悊锛屽闆烽仈绯荤当(t菕ng)銆侀啱(y墨)瀛告垚鍍忚ō鍌�銆�
銆�銆�3. 瑕栭牷鑸囧湒鍍忚檿鐞嗭紝鍖呮嫭瀵︽檪绶ㄧ⒓瑙ｇ⒓銆佺壒鏁堢敓鎴�銆�
銆�銆�4. 宸ユキ(y猫)鑷嫊鍖栨帶鍒�锛屽埄鐢ㄥ叾骞惰瑷堢畻鍎�(y艒u)鍕㈠姞閫熺畻娉曞煼(zh铆)琛屻��
銆�銆�5. 娓│娓噺鍎�鍣�锛屽绀烘尝鍣ㄣ�佷俊铏熺櫦(f膩)鐢熷櫒涓殑鏍稿績閬嬬畻鍠厓銆�
XC4VSX35T-11FFG668I
銆�銆�XC4VSX35T-12FFG668I
銆�銆�XC4VSX35T-13FFG668I
