XC4VSX35-12FFG668I 鏅傞枔锛�2025/5/8 8:34:43 闁辫畝锛�24

XC4VSX35-12FFG668I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-4 绯诲垪 FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪锛夎姱鐗�銆傝┎绯诲垪灏堢偤楂樻€ц兘瑷堢畻鍜屽京(f霉)闆滄暩(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�(w霉)鑰岃ō(sh猫)瑷�锛屾敮鎸佸绋珮绱氱壒鎬э紝濡傚祵鍏ュ紡 DSP 妯″銆侀珮閫熶覆琛屾敹鐧�(f膩)鍣ㄧ瓑銆俋C4VSX35-12FFG668I 灞簬 SX 瀹舵棌锛屽皥娉ㄤ簬楂樺瘑搴﹂倧杓拰 DSP 鎳�(y墨ng)鐢�锛岄仼鐢ㄤ簬閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂�銆佸湒鍍忚檿鐞嗗拰楂樼宓屽叆寮忕郴绲�(t菕ng)绛夐牁(l菒ng)鍩�銆�
銆€銆€姝ゅ瀷铏熶腑鐨勨€淪X鈥濊〃绀哄畠鍏锋湁澧炲挤鐨� DSP 鑳藉姏浠ュ強杓冨ぇ鐨勯倧杓硣婧�锛岄仼鍚堥渶瑕佸ぇ閲忎箻娉曞櫒鍜屽姞娉曞櫒鐨勬噳(y墨ng)鐢ㄥ牬鏅�銆�

鍙冩暩(sh霉)

绯诲垪锛歏irtex-4 SX
銆€銆€灏佽椤炲瀷锛欶FG668
銆€銆€閫熷害绛夌礆锛�-12
銆€銆€閰嶇疆闁冨瓨锛氫笉鍖呭惈
銆€銆€鐢ㄦ埗鍙敤 I/O 鏁�(sh霉)閲忥細579
銆€銆€鍏�(n猫i)閮ㄥ瓨鍎插櫒锛�18Mb
銆€銆€鏌ユ壘琛紙LUTs锛夋暩(sh霉)閲忥細35000
銆€銆€DSP Slice 鏁�(sh霉)閲忥細288
銆€銆€鏈€澶у伐浣滈牷鐜囷細550MHz
銆€銆€鏍稿績闆诲锛�1.2V
銆€銆€I/O 闆诲锛�1.8V/2.5V/3.3V

鐗规€�

XC4VSX35-12FFG668I 鎻愪緵浜嗚睈瀵岀殑鐗规€т互婊胯冻涓嶅悓鎳�(y墨ng)鐢ㄩ渶姹傦細
銆€銆€1. 鍏�(n猫i)缃閬� 288 鍊� DSP Slice锛屾瘡鍊� Slice 鍖呭惈涓€鍊� 18脳18 浣嶄箻娉曞櫒鍜屼竴鍊� 48 浣嶇疮鍔犲櫒锛岄潪甯搁仼鍚堥珮鎬ц兘鏁�(sh霉)瀛椾俊铏熻檿鐞�銆�
銆€銆€2. 闆嗘垚浜� 12 鍊� RocketIO 鏀剁櫦(f膩)鍣�锛屾敮鎸侀珮閬� 6.5Gbps 鐨勬暩(sh霉)鎿�(j霉)鍌宠几閫熺巼锛屽彲鐢ㄤ簬鍏夌簴閫氫俊鍜屽叾浠栭珮閫熸帴鍙�銆�
銆€銆€3. 鎻愪緵闈堟椿鐨勬檪閻樼鐞嗗柈鍏�锛屽寘鎷� PLL 鍜� DCM 妯″锛岃兘澶犵敓鎴愮簿纰虹殑鏅傞悩淇¤櫉骞跺鐝�(xi脿n)浣庢姈鍕曟€ц兘銆�
銆€銆€4. 澶у閲忕墖涓婂瓨鍎插櫒锛圔RAM锛�锛屾渶澶氬彲浠ラ厤缃偤 18Mb锛岀敤浜庣珐娌栧崁(q奴)鎴栫珐瀛樺姛鑳�銆�
銆€銆€5. 鏀寔澶氱ó閰嶇疆妯″紡锛屼緥濡傚緸 PROM 鎴� SPI Flash 鍟熷嫊锛岀啊鍖栭枊鐧�(f膩)娴佺▼銆�
銆€銆€6. 浣跨敤鍏堥€茬殑 90nm 宸ヨ棟鍒堕€狅紝鍏峰倷杓冧綆鍔熻€楄垏楂橀泦鎴愬害銆�

鎳�(y墨ng)鐢�

閫欐 FPGA 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬澶氬€嬮牁(l菒ng)鍩燂細
銆€銆€1. 閫氫俊瑷�(sh猫)鍌欙細濡傚熀绔�銆佽矾鐢卞櫒鍜屼氦鎻涙涓殑淇¤櫉铏曠悊閮ㄥ垎銆�
銆€銆€2. 鍦栧儚鑸囪闋昏檿鐞嗭細鍖呮嫭瀵︽檪绶ㄧ⒓瑙ｇ⒓銆佸湒褰㈡覆鏌撶瓑浠诲嫏(w霉)銆�
銆€銆€3. 娓│娓噺鍎€鍣細渚嬪绀烘尝鍣ㄣ€侀牷璀滃垎鏋愬剙涓京(f霉)闆滅殑绠楁硶瀵︾従(xi脿n)銆�
銆€銆€4. 閱�(y墨)鐧傛垚鍍忥細瓒呰伈娉€€丆T 鎺冩弿瑷�(sh猫)鍌欎腑鐨勬暩(sh霉)鎿�(j霉)閲囬泦鑸囪檿鐞�銆�
銆€銆€5. 宸ユキ(y猫)鑷嫊鍖栨帶鍒讹細閬嬪嫊鎺у埗鍣�銆佹鍣ㄤ汉绯荤当(t菕ng)涓殑鏍稿績閬嬬畻鍠厓銆�
銆€銆€6. 楂樼宓屽叆寮忕郴绲�(t菕ng)锛氳埅绌鸿埅澶�銆佸湅闃查牁(l菒ng)鍩熶腑鐨勯棞(gu膩n)閸电祫浠躲€�