XC4VLX15-11SFG363C 鏅�(sh铆)闁擄細2025/5/20 19:57:05 闁辫畝锛�18

XC4VLX15-11SFG363C 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-4 绯诲垪 FPGA 鑺墖涓殑涓€鍊�(g猫)鍨嬭櫉(h脿o)銆傝┎绯诲垪鑺墖鍩轰簬鍏堥€�(j矛n)鐨� 90nm 宸ヨ棟鎶€琛�(sh霉)锛屽叿鏈夐珮鎬ц兘銆侀珮瀵嗗害閭忚集璩囨簮鍜岃睈瀵岀殑宓屽叆寮忓姛鑳芥ā濉�銆�
銆€銆€Virtex-4 绯诲垪涓昏鍒嗙偤 LX锛堥倧杓劒(y艒u)鍖栵級銆丗X锛堝祵鍏ュ紡铏曠悊鍎�(y艒u)鍖栵級鍜� SX锛圖SP 鍎�(y艒u)鍖栵級涓夊€�(g猫)瀛愮郴鍒椼€俋C4VLX15 灞簬 LX 瀛愮郴鍒�锛岄仼鐢ㄤ簬閫氱敤閭忚集瑷�(sh猫)瑷�(j矛)浠诲嫏(w霉)锛屽閫氫俊銆佷俊铏�(h脿o)铏曠悊鍜屽湒鍍忚檿鐞嗙瓑闋�(l菒ng)鍩熴€傛鍨嬭櫉(h脿o)鐨勫皝瑁濆舰寮忕偤 SFG363锛岄€熷害绛夌礆(j铆)鐐� -11銆�

鍙冩暩(sh霉)

鍣ㄤ欢绯诲垪锛歏irtex-4 LX
銆€銆€閭忚集鍠厓鏁�(sh霉)锛�15,260
銆€銆€鏌ユ壘琛紙LUTs锛夛細76,300
銆€銆€瑙哥櫦(f膩)鍣細82,600
銆€銆€濉� RAM锛圞bits锛夛細1,920
銆€銆€DSP Slice 鏁�(sh霉)閲忥細0
銆€銆€I/O 鏁�(sh霉)閲忥細304
銆€銆€閰嶇疆妯″紡锛歋electMAP銆丮aster SPI銆丼lave SPI銆丅oundary Scan
銆€銆€宸ヤ綔婧害鑼冨湇锛氬晢妤�(y猫)绱�(j铆)锛�0掳C 鑷� 85掳C锛�
銆€銆€渚涢浕闆诲锛氭牳蹇冮浕澹� 1.2V锛岃紨鍔╅浕澹� 2.5V/3.3V
銆€銆€灏佽椤炲瀷锛歋FG363
銆€銆€閫熷害绛夌礆(j铆)锛�-11

鐗规€�

XC4VLX15-11SFG363C 鎻愪緵浜嗚睈瀵岀殑閭忚集璩囨簮鍜屽祵鍏ュ紡鍔熻兘妯″锛屽寘鎷垎甯冨紡 RAM銆佸 RAM 鍜岀‖鏍告ā濉婏紙濡� PCIe銆丟igabit Transceivers 绛夛級銆傚叾涓昏鐗归粸(di菐n)濡備笅锛�
銆€銆€1. 楂樻€ц兘閭忚集绲�(ji茅)妲�(g貌u)锛氬熀浜� 6 杓稿叆 LUT 鐨勬灦妲�(g貌u)椤憲鎻愬崌浜嗛倧杓瘑搴﹀拰鎬ц兘銆�
銆€銆€2. 濉� RAM 璩囨簮锛�1,920 Kbits 鐨勫 RAM 鍙敤浜庡(sh铆)鐝�(xi脿n) FIFO銆佺珐瀛樻垨鍏朵粬瀛樺劜(ch菙)鍔熻兘銆�
銆€銆€3. 澶氱ó I/O 妯�(bi膩o)婧�(zh菙n)鏀寔锛氭敮鎸佸绋(bi膩o)婧�(zh菙n)鐨� I/O 鎺ュ彛锛屼緥濡� LVCMOS銆丩VDS 鍜� SSTL 绛�锛岄仼鎳�(y墨ng)涓嶅悓鐨勬噳(y墨ng)鐢ㄥ牬(ch菐ng)鏅�銆�
銆€銆€4. 蹇€熼厤缃細鏀寔澶氱ó閰嶇疆妯″紡锛岃兘澶犲揩閫熷姞杓夌敤鎴惰ō(sh猫)瑷�(j矛)銆�
銆€銆€5. 鍔熻€楃鐞嗭細閫氶亷鍕�(d貌ng)鎱�(t脿i)闆绘簮绠＄悊鍜屾檪(sh铆)閻橀杸鎺ф妧琛�(sh霉)闄嶄綆鏁撮珨鍔熻€�銆�
銆€銆€6. 鍟嗘キ(y猫)绱�(j铆)婧害鑼冨湇锛氶仼鍚堝皪(du矛)鐠�(hu谩n)澧冭姹備笉妤电鐨勬噳(y墨ng)鐢ㄥ牬(ch菐ng)鏅�銆�

鎳�(y墨ng)鐢�

XC4VLX15-11SFG363C 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 鏁�(sh霉)鎿�(j霉)閫氫俊锛氬彲鐢ㄤ簬缍�(w菐ng)绲�(lu貌)浜ゆ彌姗�(j墨)銆佽矾鐢卞櫒绛夎ō(sh猫)鍌欎腑瀵�(sh铆)鐝�(xi脿n)鏁�(sh霉)鎿�(j霉)鍖呰檿鐞嗗姛鑳�銆�
銆€銆€2. 鍦栧儚铏曠悊锛氬埄鐢� FPGA 鐨勫苟琛岃▓(j矛)绠楄兘鍔�锛屽彲浠ュ姞閫熷湒鍍忚檿鐞嗙畻娉曠殑鍩�(zh铆)琛�銆�
銆€銆€3. 娓�(c猫)瑭︽脯(c猫)閲忥細鍦ㄨ嚜鍕�(d貌ng)鍖栨脯(c猫)瑭﹁ō(sh猫)鍌欎腑鐢ㄤ綔淇¤櫉(h脿o)鐢熸垚鎴栭噰闆嗙殑鏍稿績鎺у埗鍠厓銆�
銆€銆€4. 宸ユキ(y猫)鎺у埗锛氬(sh铆)鐝�(xi脿n)瀵�(sh铆)鏅�(sh铆)鏁�(sh霉)鎿�(j霉)閲囬泦銆佽檿鐞嗚垏鍙嶉鎺у埗銆�
銆€銆€5. 閱�(y墨)鐧傝ō(sh猫)鍌欙細濡傝秴鑱叉尝鎴愬儚绯荤当(t菕ng)涓€�(j矛n)琛屼俊铏�(h脿o)闋�(y霉)铏曠悊鍜屽悗铏曠悊銆�
銆€銆€6. 娑堣不(f猫i)闆诲瓙锛氬彲浣滅偤宓屽叆寮忔帶鍒跺櫒鎴栧崝(xi茅)铏曠悊鍣ㄤ娇鐢�銆�