XC3S200A-4FTG256C 鏅傞枔锛�2022/11/5 16:09:52 闁辫畝锛�1201

鐢�(ch菐n)鍝佸瀷铏�	XC3S200A-4FTG256C
鎻忚堪	闆嗘垚闆昏矾FPGA 195 I/O 256FTBGA
鍒嗛	闆嗘垚闆昏矾(IC)锛屽祵鍏ュ紡-FPGA(鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪)
鍒堕€犲晢	Xilinx鍏徃

姒傝堪

鐢�(ch菐n)鍝佸瀷铏�	XC3S200A-4FTG256C
鎻忚堪	闆嗘垚闆昏矾FPGA 195 I/O 256FTBGA
鍒嗛	闆嗘垚闆昏矾(IC)锛屽祵鍏ュ紡-FPGA(鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪)
鍒堕€犲晢	Xilinx鍏徃
绯诲垪	Spartan?-3A
鎵撳寘	鎵樼洡
闆朵欢鐙€鎱�(t脿i)	娲绘€�
闆诲-闆绘簮	1.14V1.26V
宸ヤ綔婧害	0掳C85掳C(TJ)
鍖呰/绠�	256纾�
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏寘瑁�	256-FTBGA(17x17)
鍩烘湰闆朵欢铏�	XC3S200A

鐗规€�

闆欓噺绋媀CCAUX闆绘簮绨″寲浜嗗儏3.3V鐨勮ō(sh猫)瑷�

鎺涜捣锛屼紤鐪犳ā寮忔渻闄嶄綆绯荤当(t菕ng)鍔熻€�

澶氶浕澹�锛屽妯�(bi膩o)婧�(zh菙n)SelectIO鎺ュ彛寮曡叧

澶氶仈(d谩)502鍊婭 / O寮曡叧鎴�227鍊嬪樊鍒嗕俊铏熷皪

LVCMOS锛孡VTTL锛孒STL鍜孲STL鍠I / O

3.3V锛�2.5V锛�1.8V锛�1.5V鍜�1.2V淇′护

鍙伕杓稿嚭椹�(q奴)鍕曞櫒锛屾瘡鍊嬪紩鑵虫渶澶�24 mA

QUIETIO妯�(bi膩o)婧�(zh菙n)闄嶄綆浜咺 / O闁嬮棞(gu膩n)鍣伈

瀹屽叏3.3V卤10%鐨勫吋瀹规€у拰鐔辨彃鎷斿吋瀹规€�

姣忓€嬪樊鍒咺 / O 640+ Mb / s鏁�(sh霉)鎿�(j霉)鍌宠几閫熺巼

澧炲挤(qi谩ng)鐨勯洐鍊嶆暩(sh霉)鎿�(j霉)閫熺巼(DDR)鏀寔

DDR / DDR2 SDRAM鏀寔楂橀仈(d谩)400 Mb / s

瀹屽叏鍏煎32- / 64浣嶏紝33/66 MHzPCI鎶€琛�(sh霉)鏀寔

璞愬瘜锛岄潏娲荤殑閭忚集璩囨簮

楂樻晥鐨勫澶氳矾寰�(f霉)鐢ㄥ櫒锛屽閭忚集

蹇€熸彁鍓嶉€�(j矛n)浣嶉倧杓�

鍏锋湁鍙伕绠＄窔鐨勫寮�(qi谩ng)鍨�18 x 18涔樻硶鍣�

IEEE 1149.1 / 1532 JTAG绶ㄧ▼/瑾�(di脿o)瑭︾鍙�

鍒嗗堡SelectRAM瀛樺劜鍣ㄦ灦妲�(g貌u)

楂橀仈(d谩)176 Kbit鐨勯珮鏁堝垎甯冨紡RAM

澶氶仈(d谩)鍏€嬫暩(sh霉)瀛楁檪閻樼鐞嗗櫒(DCM)

娑堥櫎鏅傞悩鍋忔枩(寤堕伈閹栧畾鐠�(hu谩n))

闋荤巼鍚堟垚锛屼箻娉�锛岄櫎娉�

楂樺垎杈ㄧ巼鐩哥Щ

瀵牷鐜囪寖鍦�(5 MHz鑷宠秴閬�320 MHz)

鑸囪妤�(y猫)妯�(bi膩o)婧�(zh菙n)PROM鐨勯厤缃帴鍙�

浣庢垚鏈�锛岀瘈(ji茅)鐪佺┖闁撶殑SPI涓茶闁冨瓨PROM

x8鎴杧8 / x16 BPI骞惰NOR Flash PROM

鍏锋湁JTAG鐨勪綆鎴愭湰Xilinx骞宠嚭闁冨瓨

鍞竴鐨勮ō(sh猫)鍌橠NA妯�(bi膩o)璀樼锛岀敤浜庤ō(sh猫)瑷堥璀�

鍦‵PGA鎺у埗涓嬪姞杓夊鍊嬫瘮鐗规祦

閰嶇疆鍚嶤RC妾㈡煡

MicroBlaze鍜孭icoBlaze宓屽叆寮忚檿鐞嗗櫒

浣庢垚鏈琎FP鍜孊GA灏佽锛岀劇閴涢伕闋�

閫氱敤灏佽鏀寔杓曟澗閫�(j矛n)琛屽瘑搴﹂伔绉�

鑸囬儴鍒哠partan-3AN闈炴槗澶辨€PGA鍏煎

鑸囨洿楂樺瘑搴︾殑Spartan-3A DSP FPGA鍏煎

閬╃敤浜庡ぇ鎵归噺锛屾敞閲嶆垚鏈殑鎳�(y墨ng)鐢ㄧ殑瓒呬綆鎴愭湰锛岄珮鎬ц兘閭忚集瑙ｆ焙鏂规

楂橀仈(d谩)576 Kbit鐨勫揩閫熷RAM锛屽叿鏈夊瓧绡€(ji茅)瀵叆鍔熻兘锛屽彲鐢ㄤ簬铏曠悊鍣ㄦ噳(y墨ng)鐢�

瀵嗗害楂橀仈(d谩)25,344鍊嬮倧杓柈鍏�锛屽寘鎷彲閬哥殑绉讳綅瀵勫瓨鍣ㄦ垨鍒嗗竷寮廟AM鏀寔

瀹屾暣鐨刋ilinxISE鍜學ebPACK闁嬬櫦(f膩)绯荤当(t菕ng)杌熶欢鏀寔浠ュ強Spartan-3A鍏ラ杸濂椾欢

LVDS锛孯SDS锛屽井鍨婰VDS锛孒STL / SSTL宸垎I / O锛屽付鏈夐泦鎴愮殑宸垎绲傜闆婚樆

鍏€嬩綆鍋忔枩鍏ㄥ眬鏅傞悩缍�(w菐ng)绲�(lu貌)锛屾瘡鍗婂€嬭ō(sh猫)鍌欏叓鍊嬮澶栫殑鏅傞悩锛屼互鍙婅睈瀵岀殑浣庡亸鏂滆矾鐢�

鍙冩暩(sh霉)

鍙法绋嬮倧杓鍨�	鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪
绗﹀悎REACH	鏄�
绗﹀悎姝愮洘RoHS	鏄�
鐙€鎱�(t脿i)	娲绘€�
鏈€澶ф檪閻橀牷鐜�	250.0鍏嗚但
CLB-Max鐨勭祫鍚堝欢閬�	4.97 ns
JESD-30浠ｇ⒓	S-PBGA-B256
JESD-609浠ｇ⒓	1铏�
绺絉AM浣�	294912
CLB鏁�(sh霉)閲�	448.0
绛夋晥闁€鏁�(sh霉)	200000.0
杓稿叆鏁�(sh霉)閲�	195.0
閭忚集鍠厓鏁�(sh霉)	4032.0
杓稿嚭鏁�(sh霉)閲�	160.0
绔瓙鏁�(sh霉)	256
绲勭箶	448 CLBS锛�200000鍊嬮杸
宄板€煎洖娴佹韩搴�(鈩�)	260
闆绘簮	1.2,2.5 / 3.3
璩囨牸鐙€鎱�(t脿i)	涓嶅悎鏍�
搴ч珮	1.55姣背
瀛愰鍒�	鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪
闆绘簮闆诲妯�(bi膩o)绋�	1.2浼�
鏈€灏忎緵闆婚浕澹�	1.14浼�
鏈€澶ч浕婧愰浕澹�	1.26浼�
瀹夎椤炲瀷	琛ㄩ潰璨艰
鎶€琛�(sh霉)	CMOS
绲傜瀹屾垚	閷�/閵€/閵�(Sn95.5Ag4.0Cu0.5)
绲傜琛ㄦ牸	鐞�
绔瓙闁撹窛	1.0姣背
绲傜浣嶇疆	搴曢儴
鏅傞枔@宄板€煎洖娴佹韩搴︽渶澶у€�(绉�)	30
闀峰害	17.0姣背
瀵害	17.0姣背
鍖呰涓婚珨鏉愭枡	濉戞枡/鐠�(hu谩n)姘фü鑴�
鍖呰浠ｇ⒓	LBGA
鍖呰绛夋晥浠ｇ⒓	BGA256,16X16,40
鍖呰褰㈢媭	寤ｅ牬
鍖呰褰㈠紡	缍�(w菐ng)鏍肩媭锛屼綆杓粨
鍒堕€犲晢鍖呰瑾槑	鐒￠墰锛孎(xi脿n)PTBGA-256