XC3S1200E-4FTG256C 鏅�(sh铆)闁擄細2022/11/3 14:21:33 闁辫畝锛�1101

鐢�(ch菐n)鍝佸瀷铏�(h脿o) XC3S1200E-4FTG256C鎻忚堪IC FPGA 190 I/O 256FTBGA鍒嗛闆嗘垚闆昏矾(IC)锛屽祵鍏ュ紡FPGA(鐝�(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄ｅ垪)

姒傝堪

鐢�(ch菐n)鍝佸瀷铏�(h脿o) XC3S1200E-4FTG256C鎻忚堪IC FPGA 190 I/O 256FTBGA鍒嗛闆嗘垚闆昏矾(IC)锛屽祵鍏ュ紡FPGA(鐝�(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄ｅ垪)鐢熺敘(ch菐n)寤犲Xilinx鍏徃绯诲垪Spartan?-3E閮ㄥ垎鐙€鎱�(t脿i)娲绘€ч浕澹�-闆绘簮1.14V~1.26V 宸ヤ綔婧害0掳C~85掳C(TJ)鍖�/绠�256-LBGA渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏寘256-FTBGA(17x17)鍩虹(ch菙)閮ㄤ欢铏�(h脿o)XC3S1200E

鐗规€�

鐒�(w煤)閴涘皝瑁濋伕鎿�

楂樺垎杈ㄧ巼鐩哥Щ

蹇€熼爯(y霉)娓�(c猫)閫�(j矛n)浣嶉倧杓�

璞愬瘜锛岄潏娲荤殑閭忚集璩囨簮

闋荤巼鍚堟垚锛屼箻娉�锛岄櫎娉�

鏅�(sh铆)閻樺亸绉绘秷闄�(寤堕伈閹栧畾鐠�(hu谩n))

浣庢垚鏈琎FP鍜孊GA灏佽閬搁爡(xi脿ng)

鍒嗗堡SelectRAM?鍏�(n猫i)瀛樻灦妲�(g貌u)

DDR SDRAM鏀寔楂橀仈(d谩)333 Mb/s

楂樻晥鐨勫澶氳矾寰�(f霉)鐢ㄥ櫒锛屽閭忚集

甯歌(ji脿n)鐨勮冻璺℃敮鎸佺啊(ji菐n)鍠殑瀵嗗害閬风Щ

缍�(j墨ng)閬�(gu貌)椹�(y脿n)璀夌殑鍏堥€�(j矛n)90绱嶇背宸ヨ棟鎶€琛�(sh霉)

澧炲挤(qi谩ng)鐨勯洐鍊嶆暩(sh霉)鎿�(j霉)閫熺巼(DDR)鏀寔

楂橀仈(d谩)648 Kbits鐨勫揩閫烞lock RAM

楂橀仈(d谩)231 Kbits鐨勯珮鏁堝垎甯冨紡RAM

鏈€澶氬叓鍊�(g猫)鏁�(sh霉)瀛楁檪(sh铆)閻樼鐞嗗櫒(DCM)

瀵牷鐜囪寖鍦�(5 MHz鑷�300 MHz浠ヤ笂)

绗﹀悎琛屾キ(y猫)妯�(bi膩o)婧�(zh菙n)鐨凱ROM鐨勯厤缃晫闈�

x8鎴杧8 / x16骞惰NOR Flash PROM

閲囩敤JTAG鐨勪綆鎴愭湰Xilinx?骞宠嚭(t谩i)闁冨瓨

姣忓€�(g猫)I / O 622+ Mb / s鏁�(sh霉)鎿�(j霉)鍌宠几閫熺巼

澶氶浕澹�锛屽妯�(bi膩o)婧�(zh菙n)SelectIO?鎺ュ彛寮曡叧

瀹屾暣鐨刋ilinxISE?鍜學ebPACK?杌熶欢

3.3V锛�2.5V锛�1.8V锛�1.5V鍜�1.2V淇¤櫉(h脿o)

澧炲挤(qi谩ng)鍨�18 x 18涔樻硶鍣�锛屽付鍙伕娴佹按绶�

IEEE 1149.1 / 1532 JTAG绶ㄧ▼/瑾�(di脿o)瑭︾鍙�

鏈€澶�376鍊�(g猫)I / O寮曡叧鎴�156鍊�(g猫)宸垎淇¤櫉(h脿o)灏�(du矛)

浣庢垚鏈�锛岀瘈(ji茅)鐪佺┖闁撶殑SPI涓茶Flash PROM

MicroBlaze?鍜孭icoBlaze?宓屽叆寮忚檿鐞嗗櫒鍏�(n猫i)鏍�

LVCMOS锛孡VTTL锛孒STL鍜孲STL鍠淇¤櫉(h脿o)妯�(bi膩o)婧�(zh菙n)

鐪烲VDS锛孯SDS锛宮ini-LVDS锛屽樊鍒咹STL / SSTL宸垎I / O

瀹屽叏鍏煎鐨�32/64浣�33 MHz PCI鏀寔(鏌愪簺瑷�(sh猫)鍌欑偤66 MHz)

姣忓崐鍊�(g猫)鍣ㄤ欢鏈�8鍊�(g猫)鍏ㄥ眬鏅�(sh铆)閻樺拰8鍊�(g猫)椤嶅鏅�(sh铆)閻橈紝浠ュ強璞愬瘜鐨勪綆鍋忕Щ璺敱

妤典綆鎴愭湰锛岄珮鎬ц兘鐨勯倧杓В姹烘柟妗堬紝閬╃敤浜庡ぇ鎵归噺锛岄潰鍚戞秷璨�(f猫i)鑰呯殑鎳�(y墨ng)鐢�

瀵嗗害楂橀仈(d谩)33,192鍊�(g猫)閭忚集鍠厓锛屽寘鎷彲閬哥殑绉讳綅瀵勫瓨鍣ㄦ垨鍒嗗竷寮廟AM鏀寔

鍙冩暩(sh霉)

鍙法绋嬮倧杓鍨�	鐝�(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄ｅ垪
绗﹀悎REACH妯�(bi膩o)婧�(zh菙n)	鏄�
绗﹀悎姝愮洘RoHS妯�(bi膩o)婧�(zh菙n)	鏄�
绗﹀悎涓湅(gu贸)RoHS妯�(bi膩o)婧�(zh菙n)	鏄�
鐙€鎱�(t脿i)	娲绘€�
鏅�(sh铆)閻橀牷鐜�-鏈€澶у€�	572.0 MHz
CLB-Max鐨勭祫鍚堝欢閬�	0.76 ns
JESD-30浠ｇ⒓	S-PBGA-B256
JESD-609浠ｇ⒓	E1
绺絉AM浣嶆暩(sh霉)	516096
CLB鏁�(sh霉)閲�	2168.0
绛夋晥闁€鏁�(sh霉)	1200000.0
杓稿叆鏁�(sh霉)閲�	190.0
閭忚集鍠厓鐨勬暩(sh霉)閲�	19512.0
杓稿嚭鏁�(sh霉)閲�	150.0
绲傜鏁�(sh霉)閲�	256
宸ヤ綔婧害-鏈€灏忓€�	0鈩�
宸ヤ綔婧害-鏈€楂�	85鈩�
绲勭箶	2168 CLBS锛�120000 GATES
宄板€煎洖娴佹韩搴�(鈩�)	260
闆绘簮	1.2,1.2 / 3.3,2.5
璩囨牸鐙€鎱�(t脿i)	涓嶅悎鏍�
鍧愬Э楂樺害-鏈€澶�	1.55姣背
瀛愰鍒�	鐝�(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄ｅ垪
闆绘簮闆诲	1.2 V
闆绘簮闆诲-鏈€灏忓€�	1.14 V
闆绘簮闆诲-鏈€澶у€�	1.26 V
瀹夎椤炲瀷	琛ㄩ潰璨艰
鎶€琛�(sh霉)	CMOS
婧害绛夌礆(j铆)	鍏朵粬
绲傜瀹屾垚	閷�/閵€/閵�(Sn95.5Ag4.0Cu0.5)
绲傜琛ㄦ牸	鐞�
绲傜闁撹窛	1.0姣背
绲傜浣嶇疆	搴曢儴
鏅�(sh铆)闁揁宄板€煎洖娴佹韩搴�-鏈€澶у€�	涓夊崄
闀�(zh菐ng)搴�	17.0姣背
瀵害	17.0姣背
鍖呰楂旀潗鏂�	濉戞枡/鐠�(hu谩n)姘фü(sh霉)鑴�
鍖呰９浠ｇ⒓	LBGA
鍖呯瓑鍍�(ji脿)浠ｇ⒓	BGA256,16X16,40
鍖呰褰㈢媭	寤ｅ牬(ch菐ng)
鍖呰棰�(f膿ng)鏍�	缍�(w菐ng)鏍奸櫍鍒�锛屼綆瑾�(di脿o)
鍒堕€犲晢鍖呰瑾�(shu艒)鏄�	17 X 17 MM锛�1.55 MM楂樺害锛�1 MM闁撹窛锛岀劇(w煤)閴�锛孎(xi脿n)TBGA-256