鏅傞枔锛�2025/5/13 17:36:46
闁辫畝锛�23
XC2V3000-4BG728C 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-II 绯诲垪 FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁�闄ｅ垪锛変腑鐨勪竴鍊嬪叿楂斿瀷铏熴�傝┎鑺墖閬╃敤浜庨珮鎬ц兘瑷堢畻銆侀�氫俊绯荤当(t菕ng)銆佹暩(sh霉)瀛椾俊铏熻檿鐞嗙瓑寰╅洔閭忚集瑷▓浠诲嫏銆傚叾鍏ч儴璩囨簮璞愬瘜锛屾敮鎸佸绋厤缃ā寮忥紝骞舵彁渚涘挤澶х殑鎬ц兘鍜岄潏娲绘�т互婊胯冻涓嶅悓鐨勬噳鐢ㄩ渶姹�銆�
銆�銆�XC2V3000 琛ㄧず瑭� FPGA 鐨勯倧杓閲忕偤澶х磩 300 钀�嬬郴绲�(t菕ng)闁�锛岀浉鐣朵簬绱� 15,360 鍊嬮倧杓柈鍏冿紙CLB锛�銆傚悗缍� -4 琛ㄧず閫熷害绛夌礆鐐� -4锛屾剰鍛宠憲瑭茶姱鐗囧湪鐗瑰畾闋荤巼鑼冨湇鍏у叿鏈夎純楂樼殑鎬ц兘琛ㄧ従(xi脿n)锛汢G728C 琛ㄧず灏佽椤炲瀷鐐� BGA锛堢悆鏌甸櫍鍒楋級锛屽紩鑵虫暩(sh霉)鐐� 728锛屽伐浣滄韩搴﹁寖鍦嶇鍚堝晢妤�(y猫)绱氭婧�銆�
鍣ㄤ欢鍨嬭櫉锛歑C2V3000-4BG728C
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細15,360
銆�銆�绯荤当(t菕ng)闁�鏁�(sh霉)閲忥細绱� 3,000,000
銆�銆�RAM 璩囨簮锛氱磩 1.5 Mb (Distributed RAM 鍜� Block RAM)
銆�銆�DSP Slice 鏁�(sh霉)閲忥細鐒� (Virtex-II 涓嶅寘鍚皥鐢� DSP 妯″)
銆�銆�I/O 鏁�(sh霉)閲忥細鏈�澶� 396 鍊�
銆�銆�鏈�澶х敤鎴� I/O锛�332
銆�銆�閰嶇疆妯″紡锛歋lave Serial銆丮aster SelectMAP銆丅oundary Scan 绛�
銆�銆�渚涢浕闆诲锛氭牳蹇冮浕澹� 1.5V锛孖/O 闆诲 3.3V/2.5V/1.8V 鍙伕
銆�銆�閫熷害绛夌礆锛�-4
銆�銆�灏佽褰㈠紡锛欱GA728
1. 楂橀倧杓瘑搴︼細XC2V3000 鎻愪緵浜嗛珮閬� 300 钀郴绲�(t菕ng)闁�鐨勯倧杓閲�锛岄仼鐢ㄤ簬寰╅洔鐨勬暩(sh霉)瀛楅浕璺ō瑷�銆�
銆�銆�2. 澶氭ǎ鍖栫殑瀛樺劜璩囨簮锛氳┎ FPGA 鍏ч儴闆嗘垚浜嗗垎甯冨紡 RAM 鍜屽鐙� RAM锛岀附瑷堢磩 1.5Mb锛岄仼鍚堝鐝�(xi脿n)鍚勭ó瀛樺劜鍔熻兘銆�
銆�銆�3. 楂橀�熶覆琛屾帴鍙ｆ敮鎸侊細闆栫劧 XC2V3000 灞簬杓冩棭鏈熺殑 FPGA 绯诲垪锛屼絾浠嶇劧鏀寔涓�瀹氶�熺巼鐨� LVDS 鍜屽叾浠栭珮閫熷樊鍒嗕俊铏熷偝杓�銆�
銆�銆�4. 闈堟椿鐨勬檪閻樼鐞嗭細鍏х疆 DCM锛堟暩(sh霉)瀛楁檪閻樼鐞嗗櫒锛�锛屽彲浠ュ鐝�(xi脿n)鏅傞悩鍒嗛牷銆佸�嶉牷浠ュ強鐩镐綅瑾挎暣绛夊姛鑳�銆�
銆�銆�5. 澶氱ó閰嶇疆鏂瑰紡锛氭敮鎸� Slave Serial銆丮aster SelectMAP 绛夊绋厤缃ā寮�锛屾柟渚挎牴鎿�(j霉)瀵﹂殯闇�姹傞伕鎿囧悎閬╃殑鍔犺級鏂瑰紡銆�
銆�銆�6. 瀵硾鐨� I/O 妯欐簴鍏煎鎬э細鏀寔濡� LVTTL銆丩VCMOS銆丩VDS 绛夊绋几鍏ヨ几鍑烘婧�锛岄仼鎳夋�у挤銆�
銆�銆�7. 鍟嗘キ(y猫)绱氭韩搴﹁寖鍦嶏細宸ヤ綔婧害鑼冨湇鐐� 0掳C 鑷� 85掳C锛岄仼鐢ㄤ簬涓�鑸伐妤�(y猫)鐠�(hu谩n)澧�銆�
XC2V3000-4BG728C 寤ｆ硾鎳夌敤浜庨渶瑕侀珮閭忚集瀵嗗害鍜岄潏娲绘灦妲嬬殑闋樺煙锛�
銆�銆�1. 閫氫俊瑷倷锛氬寘鎷熀甯惰檿鐞�銆佷俊閬撶法纰艰В纰�銆佹暩(sh霉)鎿�(j霉)鍖呰檿鐞嗙瓑銆�
銆�銆�2. 鍦栧儚铏曠悊鑸囪▓绠楁瑕栬锛氱敤浜庡鏅傚湒鍍忛噰闆�銆佽檿鐞嗗拰椤ず銆�
銆�銆�3. 宸ユキ(y猫)鎺у埗锛氫綔鐐烘牳蹇冩帶鍒跺櫒锛屽煼(zh铆)琛屽京闆滅殑閭忚集閬嬬畻鎴栭亱鍕曟帶鍒剁畻娉曘��
銆�銆�4. 娓│娓噺鍎�鍣細妲嬪缓楂樻�ц兘鐨勬暩(sh霉)鎿�(j霉)閲囬泦绯荤当(t菕ng)鎴栧崝(xi茅)璀板垎鏋愬剙銆�
銆�銆�5. 閱�(y墨)鐧傞浕瀛愶細渚嬪瓒呰伈娉㈡垚鍍忕郴绲�(t菕ng)鐨勪俊铏熻檿鐞嗛儴鍒�銆�
銆�銆�6. 宓屽叆寮忕郴绲�(t菕ng)闁嬬櫦(f膩)锛氱敤浣滀富铏曠悊鍣ㄧ殑鍗�(xi茅)铏曠悊鍣�锛屽垎鎿旂箒閲嶇殑浠诲嫏銆�
XC2V3000-5BG728C
銆�銆�XC2V3000-6BG728C
銆�銆�XC2V3000-4FFG728C
銆�銆�XC2V3000-5FFG728C
銆�銆�XC2V3000-6FFG728C
