鏅傞枔锛�2025/5/22 19:10:56
闁辫畝锛�21
XC2S30-5TQG144I 鏄� Xilinx 鍏徃 Spartan-II 绯诲垪涓殑涓�娆剧従(xi脿n)鍫村彲绶ㄧ▼闁�闄ｅ垪锛團PGA锛夎姱鐗�銆傝┎绯诲垪鐨� FPGA 闈㈠悜浣庢垚鏈�銆佷綆鍔熻�楃殑鎳夌敤鍫存櫙锛屽悓鏅傛彁渚涗簡璞愬瘜鐨勯倧杓硣婧愬拰 I/O 闈堟椿鎬с�俋C2S30 鐗瑰畾鍨嬭櫉涓殑鏁�(sh霉)瀛椾唬琛ㄥ叾鍏�(n猫i)閮ㄥ寘鍚磩 3 钀�嬬郴绲�(t菕ng)闁�锛岄仼鐢ㄤ簬涓皬鍨嬭ō瑷堥爡鐩��
銆�銆�閫欐 FPGA 閲囩敤鍏堥�茬殑 SRAM 宸ヨ棟鍒堕��锛屾敮鎸佺敤鎴堕�氶亷閰嶇疆鏂囦欢闈堟椿鍦板畾缇╅浕璺姛鑳姐�傚畠寤ｆ硾鎳夌敤浜庨�氫俊銆佸伐妤�(y猫)鎺у埗銆佹秷璨婚浕瀛愪互鍙婇啱(y墨)鐧傝ō鍌欑瓑闋樺煙銆�
鍣ㄤ欢绯诲垪锛歋partan-II
銆�銆�閭忚集鍠厓鏁�(sh霉)锛�30,000 绯荤当(t菕ng)闁�
銆�銆�閰嶇疆妯″紡锛氬緸妯″紡锛圫lave Serial銆丼lave Parallel銆丮aster SelectMAP 绛夛級
銆�銆�閫熷害绛夌礆锛�-5锛堣〃绀鸿純蹇殑閫熷害绛夌礆锛�
銆�銆�灏佽椤炲瀷锛歍QG144锛�144 寮曡叧钖勫瀷鍥涙柟鎵佸钩灏佽锛�
銆�銆�I/O 鏁�(sh霉)閲忥細104
銆�銆�宸ヤ綔闆诲锛氭牳蹇冮浕澹� 1.8V锛孖/O 闆诲 3.3V 鎴� 2.5V
銆�銆�婧害鑼冨湇锛氬晢妤�(y猫)绱氾紙0掳C 鑷� 70掳C锛�
銆�銆�鏅傞悩璩囨簮锛氬皥鐢ㄥ叏灞�鏅傞悩缍�(w菐ng)绲�
銆�銆�鍏�(n猫i)閮ㄥ瓨鍎插櫒锛氭渶澶� 64Kb 鐨勫 RAM
XC2S30-5TQG144I 鎻愪緵浜嗗绋棞閸电壒鎬у拰鍎�(y艒u)鍕�锛屼娇鍏舵垚鐐虹溇澶氬祵鍏ュ紡鎳夌敤鐨勭悊鎯抽伕鎿囷細
銆�銆�1. 鍏�(n猫i)缃睈瀵岄倧杓硣婧�锛屾敮鎸佸京闆滅祫鍚堣垏闋嗗簭閭忚集鐨勮ō瑷堝鐝�(xi脿n)銆�
銆�銆�2. 鏀寔澶氱ó閰嶇疆妯″紡锛屼究浜庢牴鎿�(j霉)鍏烽珨鎳夌敤鍫存櫙閬告搰鍚堥仼鐨勫姞杓夋柟寮忋��
銆�銆�3. 鎻愪緵澶氶仈 64Kb 鐨勫 RAM 璩囨簮锛屽彲鐢ㄤ簬鏁�(sh霉)鎿�(j霉)绶╂矕鎴栨煡鎵捐〃绛夊姛鑳姐��
銆�銆�4. 鎿佹湁蹇�熺殑淇¤櫉鍌宠几鑳藉姏锛岀祼鍚� -5 閫熷害绛夌礆锛屾豢瓒抽珮鎬ц兘闇�姹�銆�
銆�銆�5. 灏佽绶婃箠涓斿紩鑵冲垎甯冨悎鐞�锛岄仼鍚堢┖闁撳彈闄愮殑 PCB 瑷▓銆�
銆�銆�6. 鎻愪緵闈堟椿鐨� I/O 妯欐簴鍏煎鎬�锛屽寘鎷� LVCMOS銆丩VTTL 鍜� SSTL 绛夛紝閬╂噳澶氭ǎ鍖栨帴鍙ｉ渶姹�銆�
銆�銆�7. 鍏�(n猫i)缃� DLL锛堝欢閬查帠鐩哥挵(hu谩n)锛夋ā濉婏紝鏂逛究閫茶鏅傞悩绠＄悊鍜岀浉浣嶈(di脿o)鏁�銆�
銆�銆�8. 鏀寔 JTAG 閭婄晫鎺冩弿娓│锛屾彁鍗囩敓鐢�(ch菐n)瑾�(di脿o)瑭︽晥鐜囥��
銆�銆�9. 浣跨敤 Vivado 鎴� ISE Design Suite 宸ュ叿閺堣紩鏉惧畬鎴愰枊鐧�(f膩)娴佺▼锛屽寘鎷稖鍚�銆佸竷灞�甯冪窔鍙婃瘮鐗规祦鐢熸垚銆�
鐢变簬 XC2S30-5TQG144I 鐨勯潏娲绘�у拰鎬ц兘鐗归粸锛屽畠鍦ㄤ互涓嬮牁鍩熷緱鍒颁簡寤ｆ硾鎳夌敤锛�
銆�銆�1. 鏁�(sh霉)鎿�(j霉)閫氫俊锛氬浠ュお缍�(w菐ng)姗嬫帴銆佸崝(xi茅)璀拌綁鎻涚瓑銆�
銆�銆�2. 鍦栧儚铏曠悊锛氫緥濡傝闋绘牸寮忚綁鎻�銆佸湒鍍忓寮风畻娉曞鐝�(xi脿n)銆�
銆�銆�3. 宸ユキ(y猫)鑷嫊鍖栵細鐢ㄤ簬閬嬪嫊鎺у埗銆佸鏅傛暩(sh霉)鎿�(j霉)閲囬泦鑸囪檿鐞�銆�
銆�銆�4. 娑堣不椤為浕瀛愮敘(ch菐n)鍝侊細濡傞煶闋昏В纰笺�侀’绀洪﹨鍕�銆�
銆�銆�5. 閱�(y墨)鐧傚剙鍣細鍖呮嫭瓒呰伈娉俊铏熻檿鐞�銆佹偅鑰呯洠(ji膩n)璀风郴绲�(t菕ng)銆�
銆�銆�6. 娓│娓噺锛氬鐝�(xi脿n)鑷畾缇╅倧杓互閬╅厤鍚勯娓│骞宠嚭銆�
銆�銆�姝ゅ锛岃┎鑺墖閭勯仼鍚堢敤浣滃師鍨嬮璀夊伐鍏�锛屽公鍔╅枊鐧�(f膩)鑰呭揩閫熻⿻浼拌ō瑷堟柟妗堝彲琛屾��銆�
XC2S30-5FG256C, XC2S30-5PQ208I
